Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time System Design Considerations 3.Hardware.

Slides:



Advertisements
Similar presentations
Chapter 9 Bootloader.
Advertisements

Device Drivers. Linux Device Drivers Linux supports three types of hardware device: character, block and network –character devices: R/W without buffering.
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Creating A Stand-Alone System
Startup. Major phases  BIOS  MBR program  Boot loader (Partition boot program )  OS’s kernel Loader  CPU always starts running at x’FFFF0’=1,048,560.
Code Composer Studio TM Integrated Development Environment v2 First Intelligent IDE To Offer DSP Application Development For Multi-Processor, Multi-User,
Characteristics of Realtime and Embedded Systems Chapter 1 6/10/20151.
CSS 372 Lecture 1 Course Overview: CSS 372 Web page Syllabus Lab Ettiquette Lab Report Format Review of CSS 371: Simple Computer Architecture Traps Interrupts.
Chapter 9 Bootloader. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 9, Slide 2 Learning Objectives  Need for a bootloader.
1-1 SYS Module System Clocks FXTAL BCLK Reset Circuit Reset Conditions Bootstrap Initialization.
Getting Started with Code Composer Studio™ IDE v2.0 Presentation begins live from Dallas July 11, 7:00 a.m. and 11:00 a.m. Central Daylight Time (CDT)
C6713 DSK Diagnostic Utility included with DSK....
Introduction Purpose Objectives Content Learning Time
Shell and Flashing Images Commands and upgrades. RS-232 Driver chip – ST3232C Driver chip is ST3232C Provides electrical interface between UART port and.
Copyright © 2008 Texas Instruments. All rights reserved. 1.Introduction 2.Real-Time System Design Considerations 3.Hardware Interrupts (HWI) 4.Software.
NET+OS 6.1 Training. BSP NET+OS 6.1 BSP Initialization Memory map New features Debugging Porting Issues.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Renesas Technology America Inc. 1 M16C/Tiny SKP Tutorial 2 Creating A New Project Using HEW4.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. D SP TEXAS INSTRUMENTS TECHNOLOGY 1.
Real-Time DSP System Design Course and DSP/BIOS II David J. Waldo Associate Professor Oklahoma Christian University 2501 E. Memorial Rd. Oklahoma City,
Lab 1 – Assembly Language and Interfacing Start date: Week 3 Due date: Week 4 1.
Computer Maintenance Unit Subtitle: Basic Input/Output System (BIOS) Excerpted from 1 Copyright © Texas Education Agency, All.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1 1.Introduction 2.Real-Time.
KeyStone MPM Basics KeyStone Training Multicore Applications Literature Number: SPRPxxx 1.
Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1 1.Introduction 2.Real-Time System Design Considerations.
Copyright © 2004 Texas Instruments. All rights reserved. 1.Introduction 2.Real-Time System Design Considerations 3.Hardware Interrupts (HWI) 4.Software.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1 1.Introduction 2.Real-Time.
Chapter 1: Introduction. 1.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 1: Introduction What Operating Systems Do (previous.
Introduction Purpose This training course covers debugging an application on an SH target in the Renesas HEW (High-performance Embedded Workshop) development.
KeyStone Training Multicore Navigator: Packet DMA (PKTDMA)
Challenges in KeyStone Workshop Getting Ready for Hawking, Moonshot and Edison.
Renesas Technology America, Inc. Flash!. CPU Rewrite CPU-rewrite is a term that refers to an Renesas MCU’s ability to erase/program its own internal Flash.
Keystone Family PCIE Eric Ding. TI Information – Selective Disclosure Agenda PCIE Overview Address Translation Configuration PCIE boot demo.
EE 445S Real-Time Digital Signal Processing Lab Fall 2011 Lab #1 Introduction to Hardware & Software Tools of TMS320C6748 DSK.
2003 Dominic Swayne1 Microsoft Disk Operating System and PC DOS CS-550-1: Operating Systems Fall 2003 Dominic Swayne.
TMS320C6000 DSP Optimization Workshop Chapter 10 Advanced Memory Management Copyright © 2005 Texas Instruments. All rights reserved. Technical Training.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time.
Texas Instruments Incorporated Module 10 : Flash Programming C28x 32-Bit-Digital Signal Controller TMS320F2812.
Code Composer Studio & DSP/BIOS
32-Bit-Digital Signal Controller Texas Instruments Incorporated
Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time System Design Considerations 3.Hardware.
Renesas Technology America Inc. 1 M16C Seminars Lab 3 Creating Projects Using HEW4 14 March 2005 M16C Seminars Lab 3 Creating Projects Using HEW4 Last.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization Introduction.
1.4 Hardware Review. CPU  Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.
How to write a MSGQ Transport (MQT) Overview Nov 29, 2005 Todd Mullanix.
SOC Consortium Course Material Standard IO National Taiwan University Adopted from National Taiwan University SoC Design Laboratory.
Renesas Technology America Inc. 1 SKP8CMINI Tutorial 2 Creating A New Project Using HEW.
DSP/BIOS for C6000/C5000. What is DSP/BIOS Real-time Environment –Thread execution model Threads, Mailboxes, Semaphores –Device independent I/O Logging,
Basic Memory Management Chapter 3 C6000 Integration Workshop Copyright © 2005 Texas Instruments. All rights reserved. Technical Training Organization T.
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1 1.Introduction 2.Real-Time.
Presented by: © 2015 Jacob Beningo All Rights Reserved Writing Portable and Robust Firmware in C September 2, 2015 Jacob Beningo, CSDP Class 3: Uart Driver.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Introduction Purpose  This training course demonstrates the Project Generator function.
DSP/BIOS Real Time Operating system using DSP /ARM processor.
DSP/BIOS System Integration Workshop Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time.
Hello world !!! ASCII representation of hello.c.
Embedded Real-Time Systems Introduction to embedded software development Lecturer Department University.
Embedded Software Design Week II Linux Intro Linux Kernel.
EE 345S Real-Time Digital Signal Processing Lab Fall 2008 Lab #3 Generating a Sine Wave Using the Hardware & Software Tools for the TI TMS320C6713 DSP.
Chap. 4 ARM Boot Loader Internals. 2 S3C2500 ARM940T Core module ARM9TDMI CoreIC.
Chapter 4 DSP/BIOS. DSP/BIOS Part 1 - Introduction.
CHAPTER 7.
PRU-ICSS Programming with CCS
Static Systems (GCONF, TCONF)
TI BIOS Cashe (BCACHE) 13 November 2018 Dr. Veton Këpuska.
Channel Sorting with the EDMA
Lab. 4 – Part 2 Demonstrating and understanding multi-processor boot
Chapter 9 Bootloader.
Program Execution in Linux
Managing Cisco IOS Software
Presentation transcript:

Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time System Design Considerations 3.Hardware Interrupts (HWI) 4.Software Interrupts (SWI) 5.Task Authoring (TSK) 6.Data Streaming (SIO) 7.Multi-Threading (CLK, PRD) 8.BIOS Instrumentation (LOG, STS, SYS, TRC) 9.Static Systems (GCONF, TCONF) 10.Cache (BCACHE) 11.Dynamic Systems (MEM, BUF) 12.Flash Programming (HexAIS, Flashburn) 13.Inter-Thread Communication (MSGQ,...) 14.DSP Algorithm Standard (XDAIS) 15.Input Output Mini-Drivers (IOM) 16.Direct Memory Access (DMA) 17.Review DSP/BIOS System Integration Workshop 1 T TO Technical Training Organization

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 2 T TO Technical Training Organization

System Startup – CCS Load vs Flash Boot 1. RESET goes high 2. Sample boot pins 3. Peripheral, CPU registers reset 4. Load demo from FLASH - IRAM / Cache setup 5. CCS halts CPU 6. Initialization GEL file sets up: - Interrupts - EMIF 7. CCS loads code & data to test 8. CCS releases target on ‘run’ cmd - Reset routine (_c_int00) - BIOS_init() - main() - init - BIOS_start() - BIOS scheduler begins 1. RESET goes high 2. Sample boot pins 3. Peripheral, CPU registers reset 4. AIS.INI code sets up: - Interrupts - EMIF 5. Load code from FLASH to RAM 6. Program begins from 0x Reset routine (_c_int00) - BIOS_init() - main() - init - IRAM/Cache setup - BIOS_start() - BIOS scheduler begins 3 T TO Technical Training Organization

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 4 T TO Technical Training Organization

CCS GEL File  Provided by TI  Puts DSP in mode good for most users  Can be modified as desired  Runs on CCS connect to target 5 T TO Technical Training Organization

hexAIS Conversion.ini File  Provided by TI  Puts DSP in mode good for most users  Can be modified as desired  Runs on boot from flash  Specifies behavior of  Boot Mode  PLL  DDR  EMIF  PinMux  Pwr Domains 6 T TO Technical Training Organization

Cache Setup via BCACHE API #include // headers for BIOS Cache functions setCache() { char *DDR2BASE = (char *) 0x ;// Pointer to DDR2 base addr struct int DDR2SZ = 0x07D00000;// size of DDR2 area on DM6437 EVM BCACHE_Size cachesize;// L1 and L2 cache size struct BCACHE_setMode(BCACHE_L1D, BCACHE_NORMAL);// set L1D cache mode to normal BCACHE_setMode(BCACHE_L1P, BCACHE_NORMAL);// set L1P cache mode to normal BCACHE_setMode(BCACHE_L2, BCACHE_NORMAL);// set L2 cache mode to normal cachesize.l1dsize = BCACHE_L1_32K;// L1D cache size 32k bytes cachesize.l1psize = BCACHE_L1_32K;// L1P cache size 32k bytes cachesize.l2size = BCACHE_L2_0K;// L2 cache size ZERO bytes BCACHE_setSize(&cachesize);// set the cache sizes BCACHE_inv(DDR2BASE, DDR2SZ, TRUE);// invalidate DDR2 cache region BCACHE_setMar(DDR2BASE,DDR2SZ,BCACHE_MAR_ENABLE); // all DDR2 is now cacheable } 7 T TO Technical Training Organization

Cache Setup via Config Tool 8 T TO Technical Training Organization

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 9 T TO Technical Training Organization

CCS: Project / Build Build Steps : CCS/Debug vs Flash file.out CCS: File / Ld Pgm CCS: Project / Build file.out Flashburn DDR DVEVM Hex AIS file.hex DM643x.ini FbConfig1.cdd Cx: L1, L2 Flash DDR DVEVM Cx: L1, L2 Flash evmdm6437.gel 10 T TO Technical Training Organization

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 11 T TO Technical Training Organization

Hex Conversion Utility (hex6x.exe) hex.ini app.out hex6x app.hex  ASCII-hex  Tektronix  Intel MCS-86  Motorola-S  TI-tagged  Converts an “.out” file into one of several hex formats suitable for loading into an EPROM programmer  Boot-loader copies code/data from FLASH to IRAM/SDRAM  When using the hardware boot, you do not have to relink your program with run/load addresses - HEX6x takes care of this for you  If desired, code/data can still be accessed from flash at run-time 12 T TO Technical Training Organization

Map file representation of COPY_TABLE CONTENTS: f.boot_load ff FILL = af13 BOOT TABLE.hwi_vec : btad= dest= size= sysinit : btad= c dest= size= trcdata : btad= dest=00002d68 size= c.gblinit : btad= dest=00002d74 size= cinit : btad=640009c4 dest= size= pinit : btad=64001e20 dest=00002da8 size= c.const : btad=64001e34 dest=00002db4 size=000000cf.text : btad=64001f0c dest=00004ce0 size= bios : btad= dest= size=00003ee0.stack : btad= c dest=0000c520 size= trace : btad=64009b64 dest=0000c920 size= rtdx_text : btad=64009d6c dest=0000cf60 size=00000ee0.args : btad=6400ac54 dest=00002fc0 size= log : btad=6400ac60 dest=00002fc4 size= LOG_system$buf : btad=6400ac98 dest=0000e300 size= logTrace$buf : btad=6400ada0 dest=0000e400 size= sts : btad=6400aea8 dest=0000e2a0 size= af ffff FILL = Example-hex.map  By default, HEX AIS adds all “initialized” sections to the bootloader table 13 T TO Technical Training Organization

CCS GEL Menu 14

CCS Project View 15

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 16 T TO Technical Training Organization

Launching FlashBurn 17

FlashBurn Configuration NOTE 18

Getting the FlashBurn Tool 19

Booting From Flash  System Startup  Initialization Files  Build Process  Hex AIS  Flashburn  Lab 20 T TO Technical Training Organization

ti Technical Training Organization 21

Booting From Flash  Current Milestone  Other Milestones 22 T TO Technical Training Organization