COEN/ELEN 180 Storage Systems Memory Hierarchy. We are therefore forced to recognize the possibility of constructing a hierarchy of memories, each of.

Slides:



Advertisements
Similar presentations
1 COMP 206: Computer Architecture and Implementation Montek Singh Wed., Oct. 23, 2002 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.
Advertisements

1 Lecture 13: Cache and Virtual Memroy Review Cache optimization approaches, cache miss classification, Adapted from UCB CS252 S01.
Computer System Organization Computer-system operation – One or more CPUs, device controllers connect through common bus providing access to shared memory.
M. Mateen Yaqoob The University of Lahore Spring 2014.
CMPE 421 Parallel Computer Architecture MEMORY SYSTEM.
CSCE 212 Chapter 7 Memory Hierarchy Instructor: Jason D. Bakos.
1 Lecture 20 – Caching and Virtual Memory  2004 Morgan Kaufmann Publishers Lecture 20 Caches and Virtual Memory.
1  1998 Morgan Kaufmann Publishers Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
1 Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon, Oct 31, 2005 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon., Nov. 3, 2003 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.
CIS °The Five Classic Components of a Computer °Today’s Topics: Memory Hierarchy Cache Basics Cache Exercise (Many of this topic’s slides were.
Memory Organization.
Computer ArchitectureFall 2007 © November 7th, 2007 Majd F. Sakr CS-447– Computer Architecture.
Caching I Andreas Klappenecker CPSC321 Computer Architecture.
1  2004 Morgan Kaufmann Publishers Chapter Seven.
1 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value is stored as a charge.
1 CSE SUNY New Paltz Chapter Seven Exploiting Memory Hierarchy.
Memory Systems Architecture and Hierarchical Memory Systems
Computer Orgnization Rabie A. Ramadan Lecture 7. Wired Control Unit What are the states of the following design:
CS1104: Computer Organisation School of Computing National University of Singapore.
Lecture 19: Virtual Memory
Memory/Storage Architecture Lab Computer Architecture Memory Hierarchy.
1 Chapter 17 Disk Storage, Basic File Structures, and Hashing Chapter 18 Index Structures for Files.
Lecture 19 Today’s topics Types of memory Memory hierarchy.
Chapter Twelve Memory Organization
0 High-Performance Computer Architecture Memory Organization Chapter 5 from Quantitative Architecture January 2006.
10/18: Lecture topics Memory Hierarchy –Why it works: Locality –Levels in the hierarchy Cache access –Mapping strategies Cache performance Replacement.
CSIE30300 Computer Architecture Unit 08: Cache Hsin-Chou Chi [Adapted from material by and
Computer Architecture Memory organization. Types of Memory Cache Memory Serves as a buffer for frequently accessed data Small  High Cost RAM (Main Memory)
3-May-2006cse cache © DW Johnson and University of Washington1 Cache Memory CSE 410, Spring 2006 Computer Systems
King Fahd University of Petroleum and Minerals King Fahd University of Petroleum and Minerals Computer Engineering Department Computer Engineering Department.
COEN 180 Memory Hierarchy. We are therefore forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity.
The Goal: illusion of large, fast, cheap memory Fact: Large memories are slow, fast memories are small How do we create a memory that is large, cheap and.
Computer Organization & Programming
Introduction: Memory Management 2 Ideally programmers want memory that is large fast non volatile Memory hierarchy small amount of fast, expensive memory.
Memory Architecture Chapter 5 in Hennessy & Patterson.
1 Chapter Seven. 2 Users want large and fast memories! SRAM access times are ns at cost of $100 to $250 per Mbyte. DRAM access times are ns.
1 Chapter Seven CACHE MEMORY AND VIRTUAL MEMORY. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4.
1 Chapter Seven. 2 Users want large and fast memories! SRAM access times are ns at cost of $100 to $250 per Mbyte. DRAM access times are ns.
1  1998 Morgan Kaufmann Publishers Chapter Seven.
Jeffrey Ellak CS 147. Topics What is memory hierarchy? What are the different types of memory? What is in charge of accessing memory?
What is it and why do we need it? Chris Ward CS147 10/16/2008.
1 Chapter Seven. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value.
1 How will execution time grow with SIZE? int array[SIZE]; int sum = 0; for (int i = 0 ; i < ; ++ i) { for (int j = 0 ; j < SIZE ; ++ j) { sum +=
Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 26 Memory Hierarchy Design (Concept of Caching and Principle of Locality)
CMSC 611: Advanced Computer Architecture
Memory Hierarchy Ideal memory is fast, large, and inexpensive
Computer Organization
Yu-Lun Kuo Computer Sciences and Information Engineering
Chapter 2: Computer-System Structures
The Goal: illusion of large, fast, cheap memory
How will execution time grow with SIZE?
Architecture Background
CACHE MEMORY.
CSCI206 - Computer Organization & Programming
Andy Wang Operating Systems COP 4610 / CGS 5765
Andy Wang Operating Systems COP 4610 / CGS 5765
10/16: Lecture Topics Memory problem Memory Solution: Caches Locality
CMSC 611: Advanced Computer Architecture
Memory Organization.
Part V Memory System Design
Computer System Design Lecture 9
ECE 463/563 Fall `18 Memory Hierarchies, Cache Memories H&P: Appendix B and Chapter 2 Prof. Eric Rotenberg Fall 2018 ECE 463/563, Microprocessor Architecture,
Chapter Five Large and Fast: Exploiting Memory Hierarchy
Fundamentals of Computing: Computer Architecture
Cache Memory and Performance
Sarah Diesburg Operating Systems CS 3430
Andy Wang Operating Systems COP 4610 / CGS 5765
Sarah Diesburg Operating Systems COP 4610
Presentation transcript:

COEN/ELEN 180 Storage Systems Memory Hierarchy

We are therefore forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less quickly accessible. A. W. Burks, H. H. Goldstine, J. von Neumann: Preliminary Discussion of the Logical Design of Electronic Computing Instrument, Part I, Vol. I, Report prepared for the U.S. Army Ord. Dept. 28 June 1946

Computer Components There are three basic hardware modules: (Bell, Newell: Computer Structures, 1971): Processors Memory Communication

Memory / Storage Evaluation Costs Capacity Speed Reliability Volatility Power Consumption Space Needs Other criteria such as transportability

Memory / Storage Evaluation

Memory Hierarchy

Exploiting the Memory Hierarchy Not all stored data is equally important. Put important data in the upper ranges of the memory / storage hierarchy. Put unimportant data in the lower ranges.

Exploiting the Memory Hierarchy Locality Spatial Locality: Data is more likely to be accessed if neighboring data is accessed. Temporal Locality: Data is more likely to be accessed if it has been recently accessed.

Exploiting the Memory Hierarchy Executables Program executions tend to spend a great portion of time in loops. Spatial locality: if a statement in the loop is executed, then so are the statements surrounding it. Temporal locality: if a statement is executed, it is likely to be executed again.

Exploiting the Memory Hierarchy Relational Databases Store data in relations Relation consists of fields Often with Record ID. Stored in a B+ tree or in a (linear) hash table. Spatial Locality Accessing all records in order, records are stored in B+ tree. Makes sense to move records in bunches from disk / tape to main memory. Typical transaction has no spatial locality. Accesses a record here and there all over the place. No spatial locality.

Exploiting the Memory Hierarchy Relational Databases Temporal Locality Some records are hot, most are cold. Records of current students vs. records of graduates. Active accounts in a bank database. Current patients versus other patients. Some transactions look at the same record several times (due to inefficiencies).

Exploiting the Memory Hierarchy File System Temporal Locality: Few files are frequently accessed (OS kernel, killer apps, data in current projects). Most are written and never read again. Spatial Locality: Not only individual files, but also directories can become hot.

Exploiting the Memory Hierarchy Caching strategy: Keep popular items in expensive, small, and fast memory. Keep less popular items in cheap, big, and slow memory. Use spatial & temporal locality to guess what items are popular.

Exploiting the Memory Hierarchy Use Caches throughout the Memory Hierarchy Registers & SRAM versus DRAM (main memory) Disk buffer versus Disk platter Disks versus Tapes Local Storage versus Remote Storage

Cache Analysis Assume two levels of memory: Cache: fast, small, expensive. Main: slow, large, cheap. Data access: Read Write Assume read only access Given data identifier, read data.

Cache Analysis Hit rate h: chances of satisfying read request from cache. Miss rate m: chances having to read from main. h + m = 1

Cache Analysis t C Time to read from cache t M Time to read from main t C < t M Expected access time = system access time t System = h t C + m t M Hit rates high: system access time close to cache access time

Caching Issues Larger cache  slower access times Selection of items into cache Good selection takes more time and uses more resources Cache architecture depends on the situation Cache between main memory and processor Cache between disk drive(s) and main memory Cache between remote and local storage

Trends in Storage Costs of IT is moving from processing to storage Data center costs centered around: Personnel Power including cooling Level of Service Agreements: Same data center services different streams with different quality of service requirements Google Search vs. G-Mail

Data Center Cost Factors Source: HP Technical Report HPL