How to count PMT pulses Victor Kornilov Sternberg astronomical institute I count photons 25 years.

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

Supervisory Control & Data Acquisition DAQ Networking.
Why to learn OSI reference Model? The answer is too simple that It tells us that how communication takes place between computers on internet but how??
By: Russ Butler ECE4220 Spring 2012 Dr. DeSouza May 2, 2012.
Design & Prototyping of Hybrid Electric Vehicle Electronic Control Unit Dinçer Mehmet BAHAR Energy Institute 2008,Gebze.
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
EUT 1040 Lecture 10: Programmable Logic Controllers.
Chapter 22 All About SCSI.
TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.
EET Advanced Digital Parallel Ports. n In contrast to serial ports, parallel ports ‘present’ all bits at one time. n ‘The parallel port reflects.
DMX512 Programmable Theater Lighting Controller Jeff Sand and Kris Kopel Advisor: Dr. Don Schertz May 8, 2001.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Chapter Preview  In this chapter, we will study:  The basic components of a telecomm system  The technologies used in telecomm systems  Various ways.
EUT 1040 PLC Timers and Motor Protection. Industrial Communications RS-422 (EIA 422): Asynchronous Serial Communications, similar in many respects to.
CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,
INPUT-OUTPUT ORGANIZATION
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
SERIAL BUS COMMUNICATION PROTOCOLS
High-Intensity Focused Ultrasound Therapy Array May1005 Alex Apel Stephen Rashid Justin Robinson.
Chapter 8 All About SCSI.
USART Communication using the RS standard ETEC6416.
Computerized Train Control System by: Shawn Lord Christian Thompson.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
DATA ACQUISITION Today’s Topics Define DAQ and DAQ systems Signals (digital and analogue types) Transducers Signal Conditioning - Importance of grounding.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
4.0 rtos implementation part II
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Data Comm. & Networks Instructor: Ibrahim Tariq Lecture 3.
Application Protocol for Veris E30 Panel-board Monitoring System Jaein Jeong UC Berkeley LoCal Workshop Oct 5 th, 2009.
Microprocessor-based Systems
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Advanced Embedded Systems Design Lecture 13 RISC-CISC BAE Fall 2004 Instructor: Marvin Stone Biosystems and Agricultural Engineering Oklahoma.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Embedded device set for control systems. Implementation and application. Victor R. Kozak BINP, Novosibirsk, Russia Budker INP, Novosibirsk RuPAC-2006.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
Microprocessor-based Systems
CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,
MCS51 - lecture 6. Lecture 6 1/32 Extending MCS51 system Built-in peripherals MCS51 family.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
Digital Electronics and Computer Interfacing Tim Mewes 5. Computer Interfacing – DAQ cards.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
Networks Network Components. Learning Objectives Describe different media for transmitting data and their carrying capabilities. Explain the different.
SYSTEM ADMINISTRATION Chapter 2 The OSI Model. The OSI Model was designed by the International Standards Organization (ISO) as a structural framework.
5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Software Engineering Requirements Review June 5, 2002 LBNL Chuck McParland.
The labjack. WHAT IS A LABJACK? An interface box that allows a computer to interact with the real world by collecting data and passing out instructions.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Lecture 3 EIA 449.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Week 7 Managing Telecommunications & Networks. Effective communications are essential to organizational success Define the terms communications and telecommunications.
Recap of Layers Application, Data Link and Physical.
Lecture 10: Programmable Logic Controllers
"North American" Electronics
Intro to USB-6009 DAQ.
Chapter 11: Inter-Integrated Circuit (I2C) Interface
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Direct Attached Storage and Introduction to SCSI
Front-end electronic system for large area photomultipliers readout
PLC’s Are ... Similar to a Microcontroller: Microprocessor Based
Programmable Interval timer 8253 / 8254
asyn Driver Tutorial Measurement Computing 1608GX-2A0
Programmable Interval timer 8253 / 8254
EUT 1040 Lecture 10: Programmable Logic Controllers Unrestricted.
Presentation transcript:

How to count PMT pulses Victor Kornilov Sternberg astronomical institute I count photons 25 years.

Classical scheme of a photon counting Pulses from PMT A~3mV, I<10  A Pulses from amplifier to counter A~3V, I~60mA

Problems Both signals have the same frequency characteristics And output pulses influent at input pulses Difficulties are enlarged for pulses < 30ns Ground problem, External noise Evident solution: To count pulses near amplifier, in this case a system of data transmission into host computer needed. (Hamamatsu and ETL produce a photometric modules with RS232 interface)

Devices control and Data acquisition Physical layer 1 – RS485 (Recommended Standard) interface Physical layer 2 – Inexpensive components (RISC  controllers) Logical layer 1 - Exchange by bytes united in addressed packets, terminated by special signals, CRC Logical layer 2 – Nonsymmetrical structure, exchange via host only, passive, active, induced transaction Logical layer 3 – compact commands, data packets, direct access to module parameters, containers Interface boards, converters, drivers, software. We use this unnamed system 5 years (described in MASS documentation).

Transaction modes 1 - Command (reply signal only) 2 – Data request 3 – Active data transmission

Properties of the RS485 Communicate multiple nodes bi-directionally over a single twisted pair. Excellent noise rejection (differential balanced) High data rate with long cable General robustness.

Considerations of RS485 Configuration Termination and stubs Data rate vs cable length Cabling Fail-safe biasing Grounding and shielding Useful papers: Application noteswww.national.com RS-422 and RS-485 Application Note

Amplifier-discriminator Preamplifier - transimpendance SA5205, band 600MHz, K=9 (Philips) Pulse discrimination – Ultra fast comparator AD8611, 4ns Digital control of discrimination level Noise <200  V Deadtime with Hamamatsu R647 – 17ns, with R7400 ~10ns Permits to measure fluxes up to 10 Mp/s (if counter permits too…)

Counter, control and exchange Pre-counter 74HC(T)4520, fmax=60MHz Kernel -  controller ATMega channels with 16 bits, may be 24 bits Hardware generation of integration strobe In system reprogramming of  -programm PMT current control Exchange rate up to 2Mbit/s