Dilbert. Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface,

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
I have seen this happen !. You have exceeded your storage allocation.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
Simplified Example of a LOCOS Fabrication Process
Wally Dream Job.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Dilbert.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Introduction to CMOS VLSI Design Lecture 0: Introduction
The Deposition Process
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
Theory and Fabrication of Integrated Circuits Lecture. No. 04 Prof. Dr. Wajiha Shah.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Solar Cell conductive grid and back contact
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Dilbert. Dilbert Wal-Mart Apple Computer Started about the same time as Microsoft Was founded by Steve Jobs and Steve Wosniak in a garage.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
I have seen this happen !. You have exceeded your storage allocation.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Wally’s dream job The first process to be done: Wafer Cleaning Wafers must be free of contamination at all stages of the antenna fabrication process.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Wally’s dream job The first process to be done: Wafer Cleaning Wafers must be free of contamination at all stages of the antenna fabrication process.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
DILBERT. Did research and learned about several communication devices – cellular phones, Bluetooth/Wi-Fi, and RFID Did research and learned.
Server Storage Gets Cheap Engr 1202 ECE Project Cost Analysis.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
CMOS Fabrication EMT 251.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
DILBERT.
Dilbert.
EE 3311/7312 MOSFET Fabrication
Fabrication Process terms
High Frequency Radiation Weapon
DILBERT.
Dilbert.
Dilbert.
Wally Dream Job.
Laboratory: A Typical Oxidation Process
Laboratory: A Typical Wet Etching Process
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Dilbert

Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface, not a semi-conducting surface. Determine the best conductor for the antenna. The actual antenna will be made out of a conducting metal

High Temperature Furnace (used to grow SiO 2 on the wafer) Robot loader Gas Control Cabinet Quartz tube Quartz wafer carrier Temperatures can range from 900 o C to 1200 o C with uniformity of 2 o C over a distance of 36 inches

Furnaces are color coded to prevent contamination. Furnace # 7 is marked as “RED” and is used only for silicon dioxide formation on virgin clean wafers Quartz wafer carrier is never removed from robot arm

Oxygen tanks in service bay Check oxygen tanks in service bay for proper pressure

Hydrogen tank in service bay Check hydrogen tank for proper pressure

Furnace gas cabinet-controls the atmosphere inside each furnace tube Furnace gas cabinet

Gas panel for furnace #6

Verify all gauges read about 20 psi

Nitrogen gas is ALWAYS “ON” T/C POS and Auto Ign “ON” Power lamp does not work Manual mode only

Loading wafers Wafers are loaded into quartz oxidation boats at the furnace. Quartz boats are NEVER moved or touched

Robot Loader to insert and remove wafers from the furnace Speed is NOT adjusted Load/Unload switch

Wafers entering the furnace

Typical Oxidation Process 1.Load in N minutes in N 2 and O 2 (dry oxidation) minutes N 2 +O 2 +H 2 (wet oxidation or steam oxidation) 4.5 minutes in N 2 +O 2 5.Unload in N 2

Wafers being unloaded Wafers are unloaded at the robot arm. Again, the quartz boats are never moved or touched

Once the SiO 2 is formed, the wafers will have a different color, wafer color is based on the thickness of the SiO2

Besides being a dielectric (insulating) layer, the SiO2 has another very important role to play in microelectronics, that of a barrier to the doping of silicon

n-type silicon wafer shown in cross-section

At high temperature with an oxygen atmosphere the silicon dioxide forms on all silicon surfaces

Using a photolithography process, small holes are created in the silicon dioxide exposing bare silicon

Again, at high temperature, a p-type dopant (boron) is introduced. The boron can not penetrate the silicon dioxide but can penetrate the bare silicon and diffuses into the silicon forming a p-n junction

If a diode was the end product, the silicon dioxide is removed from the back side (if not already removed in previous steps) and metal contacts, usually aluminum are deposited on top and bottom creating a p-n diode. For more complex devices, the steps are repeated

Once the dielectric has been formed on the silicon wafer It is time to decide on a conductor to create the antenna. Conductor attributes will be evaluated Your team will create a decision matrix using a simple EXCEL spreadsheet to determine the conductor for your project The conductor chosen will be deposited on your wafers next week

Conductor Attributes

Sample Conductor Decision Matrix Create a title for the spreadsheet Decide on weights for each attribute Decide on conductor rank for each attribute based on attributes chart Multiply weight times rank for each conductor Add the columns The conductor of choice is the one with the largest total

Homework Create a conductor decision matrix using the conductor attributes chart. Homework #7 on the web site Both the conductor attributes chart and a sample decision matrix are available on the web site This is a team assignment, only one per team Preview before submission –Make sure entire spreadsheet prints on one page –Include “Title” with team name –Use gridlines –Highlight the conductor of choice

Test on Monday 2/27 Multiple choice plus some calculation problems Test will cover –Four research areas – Cellular, “Bluetooth” & Wi-Fi, RFID, GPS –Clean room safety and protocols –Finding wavelength from frequency and finding frequency from wavelength –Study guide will be sent via