5A BOARD TESTS TALITHA BROMWICH Friday, 20 March 2015 1 Talitha Bromwich, FONT Group Meeting DIG IN THRESHOLDS ADC LEVELS FROM STARTUP GENERAL INPUT/OUTPUT.

Slides:



Advertisements
Similar presentations
Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Advertisements

CHAMP ASIC: Hawai‘i part
Speech Compression. Introduction Use of multimedia in personal computers Requirement of more disk space Also telephone system requires compression Topics.
Local Trigger Control Unit prototype
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
1 Lab. 7 Signal Transmission between DSP and ADC/DAC  DAC/ADC/FGPA module:  With DAC/ADC, digital systems can be communicated with the analog world.
Quantization Prof. Siripong Potisuk.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
Olin Student Projects 2008 Keith Gendreau Code 662 NASA/GSFC
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
ECE 353 – Fall 2005 ECE 353 Fall 2005 – GoLogic Tutorial Presented by: Ben Lapointe Ben Doherty.
DC-DC Converters Convert a fixed DC Source into a Variable DC Source
RF Synchronisation Issues
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
C IRCUIT M ASTER 4000M Mixed Signal Circuit Analyser.
N. BlaskovicFONT Meeting1 FONT5 board #2 DAC tests N. Blaskovic.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Feedback on Nanosecond Timescales (FONT) - Review of Feedback Prototype Tests at ATF(KEK) Glenn Christian John Adams Institute, Oxford for FONT collaboration.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.
Characterization Presentation Spring 2010 ASIC Tester Abo-Raya Dia- 4 th year student Damouny Samer- 4 th year student 10-April1 Supervised by: Ina Rivkin.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Module #7 Assessment Quiz.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
1Ben ConstanceFONT Meeting 1st August 2008 ATF2 digital feedback board 9 channel board with replaceable daughter board (RS232 etc.) − Board will log data.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Group: CCM Project 2.5. EMERSON Emerson is a diversified global manufacturing company.  Provides innovative solutions to customers in the following areas:
CALIBRATIONS IPBPM FILTER TESTS Siwon Jang Hoyeong Jeong Glenn Christian Talitha Bromwich Friday, 1 May Talitha Bromwich, FONT Group Meeting.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
1 IP FB tests at ATF2 Philip Burrows Douglas Bett, Neven Blaskovic, Glenn Christian, Michael Davis, Young Im Kim, Colin Perry John Adams Institute Oxford.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
FONT4 Status Report Glenn Christian John Adams Institute, Oxford for FONT collaboration.
Presents. C IRCUIT M ASTER 4000M Mixed Signal Circuit Analyser.
1 FONT IP FB Philip Burrows Robert Apsimon, Doug Bett, Neven Blaskovic, Glenn Christian, Michael Davis, Colin Perry John Adams Institute Oxford University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
FONT5 digital feedback boards
Application Case Study Security Camera Controller
Siwon Jang Hoyeong Jeong Glenn Christian Talitha Bromwich
Inverting and Non-inverting Op-Amp
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
ECAL Front-end development
Commissioning the SIS3316 Digitizer
Readout electronics for aMini-matrix DEPFET detectors
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Michael Lupberger Dorothea Pfeiffer
Practical example of C programming
ECE-L304 Lecture 3.
Muon Recording Studies and Progress for the MICE Tracker
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
Pi Logic Controller Teresa Núñez DESY Photon Science
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
asyn Driver Tutorial Measurement Computing 1608GX-2A0
ECE 477 Final Presentation Team 2 Spring 2012
Read Out and Data Transmission Working Group
Digital Signal Processing
Mark Bristow CENBD 452 Fall 2002
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

5A BOARD TESTS TALITHA BROMWICH Friday, 20 March Talitha Bromwich, FONT Group Meeting DIG IN THRESHOLDS ADC LEVELS FROM STARTUP GENERAL INPUT/OUTPUT TESTS

Digital input thresholds Aim: Determine the threshold settings for the FONT 5a board digital inputs. Currently only have settings 0 to 8 and do not have a record of what voltage thresholds these correspond to. Friday, 20 March 2015 Talitha Bromwich, FONT Group Meeting 2 2 Observe output through aux out A and identify the voltage threshold from the width of the positive signal. 1 Send a 100kHz triangular signal into dig in A.

Friday, 20 March 2015 Talitha Bromwich, FONT Group Meeting 3

Results: board A1 dig in A Friday, 20 March 2015 Talitha Bromwich, FONT Group Meeting 4 THRESHOLD (V) UNCERTAINTIES Synchronisation of input triangular signal and output step function signal was achieved by eye on the oscilloscope using ‘de-skew’ function to align the centre of each waveform. Time discrepancy between two signals appears to be ~110 ns. But frequency of test signal is low (100kHz / 10,000 ns).

ADC levels from startup Friday, 20 March 2015 Talitha Bromwich, FONT Group Meeting 5 Aim: Characterise the ADC trim DAC level variation with time from initial startup (Excluding the first 20 seconds it takes to launch data taking software) Average level across 1000 sample window for 1800 triggers (20 minutes) RESULTS After 15 minutes all ADCs stabilise to +/- 1 count ADC 9 is the most erratic Variation is never more than 4.5 counts

GENERAL INPUT/OUTPUT TESTS Aim: Test the functionality of all board inputs and outputs Wednesday, 11 March 2015 Talitha Bromwich, FONT Group Meeting 6 Method: Load.bit file by Glenn on FPGA to map different inputs to different outputs, changing mapping via ChipScope External ring clock  dig in A  aux out A (test aux out A) External trigger  dig in B  aux out B(test aux out B) Internal clock  dir IO A (test dir IO A) External fast clock  fast clock  dir IO B (test dir IO B) External ring clock  aux in A  aux out A(test aux in A) External ring clock  aux in B  aux in B(test aux in B) Tested on board A1 (known to work) … now need to repeat on other 4 boards