1 Instrumentation Development Laboratory 2015- 05-18 KLM Calibration Board overview Schematics layout Parts Cost.

Slides:



Advertisements
Similar presentations
Zo Tester Collin Wells. Original Zo Tester Original AOL Circuit.
Advertisements

G. Visser, IU, 4/10/2014 Single-photon signals from PMT through front board and pogo pins to 30 Ω load on carrier (mockup) board 4 independent events,
Figure 1.17 Model of an electronic amplifier, including input resistance Ri and output resistance Ro. © 2000 Prentice Hall Inc.
Experiment 4 * Part A: Introduction to Operational Amplifiers
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Oct, 3, 2007.
* Operational Amplifiers * Op-Amp Circuits * Op-Amp Analysis
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.
An Example Junior Lab Talk
TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
PH4705/ET4305: Instrumentation Amp Our sensor will be connected to some kind of measurement system either directly, diag. 1, or as a bridge circuit diag.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Content Op-amp Application Introduction Inverting Amplifier
DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.
An Inverting Amplifier. Op Amp Equivalent Circuit The differential voltage v d = v 2 – v 1 A is the open-loop voltage gain v2v2 v1v1 An op amp can be.
ITOP carrier amplifier test at Indiana University G. Visser 4/27/2015 (latest update) I use the recently (here) characterized JT0947 ch3 as input source.
Analog Electronics Lecture 5.
Analogue Electronics II EMT 212/4
Front-end amplifiers for the beam phase loops in the CERN PS Alessandro Meoli (CERN BE/RF/FB) Supervised by Heiko Damerau 21 April CERN.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Chapter 8 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Inverting Amplifier. Introduction An inverting amplifier is a type of electrical circuit that reverses the flow of current passing through it. This reversal.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Operational Amplifier
CHAPTER 5 Transistor Circuits.
Module 4 Operational Amplifier
Jean-Marie Bussat – October 16, FPPA2000 Bias generator.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Maximum Gain Amplifiers For the two-port network shown below, It is well known that maximum power transfer from the source to the transistor occurs when:
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
CHAPTER 13 Sine Wave Oscillator Circuits. Objectives Describe and Analyze: Feedback oscillator theory RC phase-shifting oscillators LC resonant oscillators.
Introduction to Operational Amplifiers
Current Feedback Op-Amp BY MAHMOUD EL-SHAFIE. Lecture Contents Introduction Operation Applications in High Speed Electronics.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
1 The Operational Amplifier continued The voltage follower provides unity gain, however, the output impedance is changed according to the o/p impedance.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
1 ATF2 Q BPM electronics Specification (Y. Honda, ) Design System –Hardware layout –Software –Calibration Testing Production schedule ATF2 electronics.
An Investigation of Crosstalk on the Rapid Transfer BPM Analog Transition Module PC Board August 23, 2006 David Peterson Antiproton Source Department Fermi.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Information for the assembly of the test board w/ PMT and preamps
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
UCLA IEEE NATCAR 2004 SUMMER CLASS Magnetic Sensors & Power Regulation.
SCROD CAL buffer test results The buffer was fed with sinewave in range 150 – 750 MHz, and first the input and then the output were measured on scope for.
A 3-V Fully Differential Distributed Limiting Driver for 40 Gb/s Optical Transmission Systems D.S. McPherson, F. Pera, M. Tazlauanu, S.P. Voinigescu Quake.
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
PRESENTATION ON:  Voltage Amplifier Presentation made by: GOSAI VIVEK ( )
OPERATIONAL AMPLIFIERS + - Presented by D.Satishkumar Asst. Professor, Electrical & Electronics Engineering
Module 2 Operational Amplifier Basics
32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.
Lab 3 Slide 1 PYKC 19 May 2016 EA1.3 - Electronics Laboratory Experiment 3 Operational Amplifiers Peter Cheung Department of Electrical & Electronic Engineering.
Created by Tim Green, Art Kay Presented by Peggy Liska
Discussion on the preamp and calibration circuit and layout
Communication 40 GHz Anurag Nigam.
EE434 Jason Adams Mike Dierickx
Signal Generators Term 8.
Analogue Electronics Circuit II EKT 214/4
Analogue Electronic 2 EMT 212
UNIT-5 Design of CMOS Op Amps.
HPD with external readout
12.4: SRF HOM Diagnostics: Experimental Results and Future Plans
BCTW calibration status and future
AM3352 pixel clock question
AM3352 pixel clock question
Content Op-amp Application Introduction Inverting Amplifier
New PSB beam control rf clock distribution
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
Presentation transcript:

1 Instrumentation Development Laboratory KLM Calibration Board overview Schematics layout Parts Cost

2 Traces to the “CH16” on each Daughtercard 2mm 14-pin Connector For the Calibration Board

3

4 CH16

5

6

7

8 Parts LMH6559MF/NOPB : IC OPAMP BUFFER 1.75GHZ SOT KLM - LMH6559_DC Linearity Test [.docx]KLM - LMH6559_DC Linearity Test [.docx] – Peter Orel Gary's I don't see DC transfer curve as an important measurement to perform on production boards. The intrinsic linearity (or measurements from sine wave checks) is good enough. If we need to do that on one or 2 boards, we can remove their 50ohm loads, in which case this curve will be acceptable, I believe. I suggest moving ahead with this part. (it has a standard footprint, as I understand it, so if we desperately need another part, options exist)

9 By the way - what is the bandwidth / gain flatness expected here? You should have an idea about that before trying to decide on the fanout circuit. Probably up to some frequency limited by the buffer input capacitance loading, you can surely have decent performance from an input buffer driving a _short_ line with termination at the end and 10 output buffers snooping the line. There'll be a bunch of reflections there in principle, but they probably don't matter as long as that line is short enough, which is probably the case. Of course, more of a tree structure of small fanout stages is better for bandwidth probably, but I'm not sure it is necessary here. - Gerard This the part plenty of which we have in the lab: The gain is not that high, but the small signal BW goes up to ~700 MHz with a 0.1dB flatness up to 100 MHz. The proposed testing frequency will be up to 40 MHz. The two distinct tests will be: 1) Sinewave test where the The required input DC level at the chip will be ~1.25 V 2) DC scan test for linearity where the DC will be swept from 0 to 2.5V (or close to these limits). - Isar You can then have the extra two outputs going to MMCX connectors (both so you can check what the output looks like on a scope / do S12 measurements, but also so you could potentially daisy-chain these boards). - Matt Specifically, this is a card on the Motherboard, to do the 10 way fanout to the Daughtercards. iTOP has a requirement for in-situ functionality testing, in particular BPM phase measurement, since maintaining precision event timing is needed. KLM has no such requirement, so this would be complete overkill. Given that funds are tight, we had no such plans to do such calibration in deployed units, but rather only use a couple of these as part of production testing. Nevertheless, if we could afford, it would be a nice sanity check. However that is distinct from the fan-out on the Motherboard, which is what this card represents. Since cabling costs would dominate for driving 144 Motherboards, it might make sense to have a single output per group of 7/8 Motherboards and do an 8-way split at the crate. If decide to go this route -- and such scope is not in the baseline. -Gary train summary

10 Output range of the circuit as drawn is actually 0.5V to 0.85V. So yes you have to do something different, such as use only series termination on the internal lines (this should be fine at 40MHz!), or use a Thevinin termination there. Again I do not think omitting the output series termination is a good idea. I suggest fix the schematic, before fabricating the board, so that you can see that the plan is sound. Since the amp output is low-impedance, if placed close by you can drive two 50 Ohm lines with two series termination resistors, you don't need the Y splitter. Isolation between the lines is much better that way too, as a by-product. But, this isn't important here, and attenuation is the same either way. So no problem to keep it as is, I am just mentioning it. – Gerard train summary continuted