Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator.

Slides:

Advertisements

Similar presentations

DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.

Advertisements

Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.

by Alexander Glavtchev

Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.

Metal Oxide Semiconductor Field Effect Transistors

Derek Wright Monday, March 7th, 2005

MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.

Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;

VLSI Design Lecture 3a: Nonideal Transistors. Outline Transistor I-V Review Nonideal Transistor Behavior Velocity Saturation Channel Length Modulation.

Lateral Asymmetric Channel (LAC) Transistors

Zhang Xintong 11/26/2014 Process technologies for making FinFETs.

Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Introduction to CMOS VLSI Design Lecture 15: Nonideal Transistors David Harris Harvey Mudd College Spring 2004.

SOI BiCMOS  an Emerging Mixed-Signal Technology Platform

Optimization of Carbon Nanotube Field-Effect Transistors (FETs) Alexandra Ford NSE 203/EE 235 Class Presentation March 5, 2007.

Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors

Introduction to CMOS VLSI Design MOS Behavior in DSM.

Resonant Tunneling Diodes Johnny Ling, University of Rochester December 16 th, 2006.

VLSI Design Lecture 3a: Nonideal Transistors

Digital Integrated Circuits A Design Perspective

Reading: Finish Chapter 6

Introduction to CMOS VLSI Design Nonideal Transistors.

Optional Reading: Pierret 4; Hu 3

EE130/230A Discussion 13 Peng Zheng 1. Why New Transistor Structures? Off-state leakage (I OFF ) must be suppressed as L g is scaled down – allows for.

Lecture 19 OUTLINE The MOSFET: Structure and operation

Effects of Variation on Emerging Devices for Use in SRAM

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB

Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.

CMOS Scaling Two motivations to scale down

ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University

Introduction to FinFet

NTU GIEE NanoSiOE 1 Strain-enhanced Device and Circuit for Optical Communication System 指導教授：劉致為博士學生：余名薪台灣大學電子工程學研究所.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.

指導教授：劉致為博士學生：魏潔瑩台灣大學電子工程學研究所

1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project

Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.

Field Effect Transistors

Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:

Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,

VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.

EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 5. CMOS Device (cont.) ECE 407/507.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 6. CMOS Device (cont) ECE 407/507.

W E L C O M E. T R I G A T E T R A N S I S T O R.

HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.

Integrated Circuit Devices Professor Ali Javey Summer 2009 MOSFETs Reading: Chapters 17 & 18.

MOS Transistor Other handouts Project Description Other “assignments”

EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang

The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.

Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.

CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.

Principles of Semiconductor Devices ( 집적 회로 소자 ) Principles of Semiconductor Devices ( 집적 회로 소자 ) Hanyang University Division of Electronics & Computer.

MOSFET #5 OUTLINE The MOSFET: Sub-threshold leakage current

Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling

INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:

EE141 Chapter 3 VLSI Design The Devices March 28, 2003.

PHYSICS OF SEMICONDUCTOR DEVICES II

MOSFET Scaling ECE G201.

Lecture 19 OUTLINE The MOSFET: Structure and operation

Notes on Diodes 1. Diode saturation current:

Reading: Finish Chapter 19.2

MOSFETs - An Introduction

Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling

Beyond Si MOSFETs Part IV.

Strained Silicon Aaron Prager EE 666 April 21, 2005.

Lecture #16 OUTLINE MOSFET ID vs. VGS characteristic

MOSCAP Non-idealities

Beyond Si MOSFETs Part 1.

Presentation transcript:

Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator or Fully deplete device) 1

Basic MOSFET I-V characteristic(2/3) 2

Basic MOSFET I-V characteristic(3/3) 3

CMOS Technology Trend 4 22nm FinFETS Current Si-based technology scaling innovations ▬ Mobility booster: Uniaxial Compressive Strain  SiGe S/D for p-FET ▬ Gate leakage reduction: High-k / Metal Gate ▬ Short Channel Effect suppression: FinFETs High mobility substrate: — Ge

5 Characteristics of (111) Ge n+/p Diodes  The high resistivity substrates have ideality factor (~ 1.1) but low on/off ratio.  The high on/off ratio ~ 10 5 of low resistivity substrates is probably due to the reduction of diffusion current. 55

6 Transfer and Output Characteristics of (111) Ge n-MOSFET  The S.S. is ~140mV/decade with on/off ratio ~ 8 × 10 4 for Is.  Ideal output characteristics 66

7 Effective Electron Mobility of (111) Ge n-MOSFET  The peak mobility reaches 2200 cm2/V-s owing to the suppression of Coulomb scattering using low doping Ge substrates.  As substrate doping concentration increases, lower electron mobility is observed. 77