Visual Basic for Applications The Datapump Board Jamieson Olsen.

Slides:



Advertisements
Similar presentations
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE meeting at LBNL 10.Feb.2005 DAQ system for KEK test beam Hardware Software Processes Architecture SciFi.
Introduction Computer Hardware Jess 2006 EXPANSION CARDS BUS ARCHITECTURE AND CONNECTORS.
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
Chapter 2 Machine Language. Machine language The only language a computer can understand directly. Each type of computer has its own unique machine language.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
Programmable logic and FPGA
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Counters and Registers
Parallel Connections Michael Fromwiller CS 147 Spring 08 Dr. Sin-Min Lee This presentation will probably involve audience discussion, which will create.
Embedded Systems Design
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Instructor: Li Ma Department of Computer Science Texas Southern University, Houston August, 2011.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
MICE III 68000/20/30 MICETEK International Inc. CPU MICEIII MICEView Examples Contents Part 1: An introduction to the MC68000,MC68020 and Part.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
High Speed Data Converter University
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
Personal Computer Adapted by Dr. Semmes from Mrs. Jungman’s Hardware Presentation and Mrs. Belisle’s Class Notes.
Data is sent to PC. Development of Front-End Electronics for time projection chamber (TPC) Introduction Our purpose is development of front-end electronics.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
GBT Interface Card for a Linux Computer Carson Teale 1.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
EE 316 Computer Engineering Junior Lab Project 1: Traffic Light Controller.
J. Christiansen, CERN - EP/MIC
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Characterization Presentation Spring 2010 ASIC Tester Abo-Raya Dia- 4 th year student Damouny Samer- 4 th year student 10-April1 Supervised by: Ina Rivkin.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
RPC Trigger Software. Michał Pietrusiński Hardware setup VME Bit3 Controller Link Board 1Link Board 2Link Board 3Link Board 4 Trigger Board Pattern Unit.
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
1Malcolm Ellis - Tracker Meeting - 28th November 2006 Electronics - Station Acceptance  Hardware: u 1 MICE cryostat with 1 VLPC cassette. u VME crate,
D0 CFT AFE Module Phase V Test Stand VBA Based Control Code PPD / EED VBA Class Session III May, M. Matulik.
1 Chapter 2 Central Processing Unit. 2 CPU The "brain" of the computer system is called the central processing unit. Everything that a computer does is.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
CSE 171 Lab 11 Digital Voltmeter.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
بسم الله الرحمن الرحيم MEMORY AND I/O.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
NAM S.B MDLAB. Electronic Engineering, Kangwon National University 1.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
QUARTUS II Version 9.1 service pack 2 Gregg Chapman Spring 2016.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
Discovering Computers 2011: Living in a Digital World Chapter 4
CS 286 Computer Organization and Architecture
Multicultural Social Community Development Institute ( MSCDI)
QUARTUS II Version 9.1 service pack 2
CSE 171 Lab 11 Digital Voltmeter.
PC Buses & Standards Bus = Pathway across which data can travel. Can be established between two or more computer elements. PC has a hierarchy of different.
Presentation transcript:

Visual Basic for Applications The Datapump Board Jamieson Olsen

EEDEED Background I  D0 Central Track Trigger (CTT)

EEDEED Background II  Trigger Electronics Low Voltage Differential Signal (LVDS) Channel Links

EEDEED Background III  LVDS Channel Links The PROBLEM: Can’t probe the LVDS pairs! Can’t use a logic analyzer or ‘scope!

EEDEED The Datapump  To debug our trigger hardware it would be useful to have a data pattern generator that would drive channel links.  Likewise, it would be good to have a board that could capture channel link data and read it out.  General purpose – it should work with AFE, Mixer, and DFE boards!

EEDEED Hardware Interface Need some easy way to load test vectors into the transmitters and readout the captured data on the receivers. What’s the hardware interface?

EEDEED Hardware Interface OK, use a PC! How should the PC connect to the Datapump?  VME is not portable  PCI, PCMCIA, USB, IEEE1394? Huh?  Parallel port is fast & easy to program! (More on this later…)

EEDEED Datapump Board

EEDEED  Three medium-sized Field Programmable Gate Arrays (FPGAs) are used to build the transmitter and receiver circuits.  A small CPLD acts as the parallel port interface “bridge” to the FPGAs.

EEDEED Transmitter Circuit  Each transmitter sends bit words (loops continuously).  All ten transmitters are synchronized to the same counter and 53MHz clock.  The transmitter test vectors can be read back for verification.

EEDEED Receiver Circuit  Specify a unique trigger pattern for each receiver. Should include ‘X’ (don’t care) bits.  All receivers are armed simultaneously.  Once armed, each receiver waits for the trigger pattern, then captures 256 data words.

EEDEED Parallel Port  Enhanced Parallel Port (EPP) is used  8-bit bi-directional datapath  Three “ports” in the PC I/O space: Control, Data, Address  Setup the control port, then…  To write a byte: outp(port, data)  To read a byte: inp(port)

EEDEED Parallel Ports and VBA  VBA does not include the inp() and outp() functions.  VBA calls functions in a DLL (ntio.dll) called VB_pokeIO(port, data) and VB_peekIO(port)  The peek/poke functions in this DLL “cut through” windows and get right to the hardware ports.

EEDEED User Interface  There are lots of test vectors which need to be visible simultaneously.  An Excel spreadsheet is ideal for this application!  VBA talks to the datapump via the parallel port.

EEDEED Excel Control Buttons  Configure the datapump FPGAs.  Write/Verify the transmitter test vectors.  Specify the trigger pattern for each receiver.  ‘Arm’ and readback the receiver data.

EEDEED Configuration  Must do this each time datapump is power cycled.  Originally this was a C program and DOS batch file, but it was all converted into VBA.  Writes three files to the datapump PLDs.  The VBA module is called HEXDUMP, calls two subs Vbwrite_C() and hexdump().

EEDEED Datapump Transmitters VBA module “datapump”, subroutines Download_Vector() and Verify_Vector()

EEDEED Datapump Receivers VBA module “datapump”, subroutines setup_U1() and readback_U1()

Backup Slides

EEDEED EPP Registers

EEDEED DFE Motherboard