Copyright © 1997 Altera Corporation 9/12/97 Mix Design Entry within Max+Plus II Danny Mok Altera HK FAE

Slides:



Advertisements
Similar presentations
Copyright © 1997 Altera Corporation download from: P.1 One Hot State Machine vs Binary/Gray Code State Machine Danny Mok Altera.
Advertisements

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
3-13 Alternate Logic-Gate Representations
Exclusive-OR and Exclusive-NOR Gates
Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Introduction to PSpice Simulation Software. The Origins of SPICE In the 1960’s, simulation software begins –CANCER Computer Analysis of Nonlinear Circuits,
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
How to use the VHDL and schematic design entry tools.
EE 2303 Week 2 EE 2303 Week 2. Overview Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Introduction to P-spice.
EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.
Foundation and XACTstepTM Software
Synchronous Sequential Circuit Design Digital Clock Design.
Using the Diagram It Template Copy this presentation to your hard drive. There are two sets of templates: Slides #3 & 4 for a flow chart Slides #5 & 6.
Figure 1.1 The Altera UP 3 FPGA Development board
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Figure 5–1 An example of AND-OR logic. Open file F05-01 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
ENG241/ Lab #41 ENG2410 Digital Design LAB #4 Design of Combinational Logic “The Trip Genie”
Python File Handling. In all the programs you have made so far when program is closed all the data is lost, but what if you want to keep the data to use.
Danny Mok Altera HK FAE Tri-State vs MUX Danny Mok Altera HK FAE 4/23/2017 P.1.
EKT 221 / 4 DIGITAL ELECTRONICS II
1 Lecture - 2 M.Tech. – Weekend Programme. 2 EDA Tools 1. Design Entry a.View Logic b.Mentor Graphics (Renoir) c.Cadence Design System d.OrCAD e.ALDEC.
Xilinx Development Software Design Flow on Foundation M1.5
Copyright © 1997 Altera Corporation 9/12/97 Asynchronous vs Synchronous Circuit Design Danny Mok Altera HK FAE
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221B,
Copyright © 1997 Altera Corporation 10/15/2015 How to use LPM within VHDL Entry Danny Mok Altera HK FAE
Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,
Lab 3 : Multiplier Overview.
Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE
정 용 군 ( 전자공학과 대학원 ) 대상 : VLSI 설계 연구회 1,2,3 학년 기간 : ~ Synopsys Tool 교육 Synopsys 교육 1.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Copyright © 1997 Altera Corporation & 提供 What is VHDL Very high speed integrated Hardware Description Language (VHDL) –is.
Creating your Home Directory During Labs you will need to save all your work in a folder called CP120 (or PC120) in your Home Directory (drive I:) To get.
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
Copyright © 1997 Altera Corporation 6/5/2016 P.1 AHDL Training Class Danny Mok Altera HK FAE
Lecture #2 Page 1 ECE 4110– Sequential Logic Design Lecture #2 Agenda 1.Logic Design Tools Announcements 1.n/a.
Advanced Digital Circuits ECET 146 Week 6 Professor Iskandar Hack ET 221G, Me as I typed this slides.
Programmable Logic Training Course HDL Editor
Lab 2 : Overview Combinational System.
© 2000 Altera Corporation 1 Designing with Quartus.
Copyright © 1997 Altera Corporation 11/20/2015 P.1 Beginner VHDL Training Class Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation 11/21/2015 P.1 Compilation is too Long Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation & 提供 Beginner VHDL Training Class Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation Designing with MAX+PLUS II.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp244 In Sum-of-Products (SOP) form, basic.
8/30/2012Copyright Joanne DeGroat, ECE, OSU1 Using ModelSim under LINUX.
Structural Design Software TYLER HUTCHISON. Requirements  Develop an interface to generate a text file.  The text file is then passed to one of five.
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
2. Graphic Editor 를 이용하여 Logic Gate 만들기 1 컴퓨터 구조 실습 안내서.
LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.
개발환경의 이해 및 실습 (Quartus II web edition). 2 개발환경의 이해 및 실습 - 강의순서  Starting Quartus II  Design Entry  Project Compilation  Project Simulation  Device.
Electrical Current & Circuits By Mr.yasser science.
EET 1131 Unit 4 Programmable Logic Devices
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Combinational Logic Design
Figure 1.1 The Altera UP 1 CPLD development board.
Digital System Implementation
Designing with MAX+PLUS II
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Figure 5. 1 An example of AND-OR logic
Instructions to get MAX PLUS running
EET 1131 Unit 4 Programmable Logic Devices
EET 1131 Unit 4 Programmable Logic Devices
Presentation transcript:

Copyright © 1997 Altera Corporation 9/12/97 Mix Design Entry within Max+Plus II Danny Mok Altera HK FAE

Copyright © 1997 Altera Corporation 9/12/97 Design File Entry –Graphic Design File (*.GDF) –Text Design Files (*.TDF) –VHDL Design Files (*.VHD) –EDIF Input Files (*.EDF) –OrCad Schematic Files (*.SCH) –Waveform Design Files (*.WDF) You are allow to mix this design file with each other Design Files support by Max+Plus II

Copyright © 1997 Altera Corporation 9/12/97 Graphic Design File Example In this example, you will learn –how to use the Graphic entry –how to integrate the VHDL design file in Graphic design –how to integrate the AHDL design file in Graphic design –how to integrate the EDIF design file in Graphic design

Copyright © 1997 Altera Corporation 9/12/97 How to Create VHDL circuit symbol Enter you VHDL code Create a Symbol for Graphical use

Copyright © 1997 Altera Corporation 9/12/97 Use the VHDL symbol within Graphic Design Use this symbol just as you use 7400

Copyright © 1997 Altera Corporation 9/12/97 How to Create AHDL circuit symbol Input your AHDL code Create a Symbol for Graphical use

Copyright © 1997 Altera Corporation 9/12/97 Use the AHDL symbol wihtin Graphic Design

Copyright © 1997 Altera Corporation 9/12/97 How to Create EDIF circuit symbol Read in the EDIF file to Max+Plus II Create a Symbol for Graphical use

Copyright © 1997 Altera Corporation 9/12/97 Use the EDIF symbol wihtin Graphic Design

Copyright © 1997 Altera Corporation 9/12/97 Graphics Entry support..... Graphics Entry can support –VHDL, AHDL, EDIF Step –1.) Read in your VHDL/AHDL/EDIF design file –2.) File -> Create Default Symbol to create the symbol for graphic use –3.) Open the Graphic editor –4.) use the Generate Symbol as you use 74xx series

Copyright © 1997 Altera Corporation 9/12/97

Copyright © 1997 Altera Corporation 9/12/97 VHDL Design File Example In this example, you will learn –how to use the VHDL design entry –how to integrate the Graphic design file in VHDL –how to integrate the AHDL design file in VHDL –how to integrate the EDIF design file in VHDL

Copyright © 1997 Altera Corporation 9/12/97 How to create Graphic Design within VHDL Draw the cirucit diagram as usual Save the file as usual

Copyright © 1997 Altera Corporation 9/12/97 Use the Graphic design wihtin VHDL

Copyright © 1997 Altera Corporation 9/12/97 How to create AHDL within VHDL Enter you AHDL file as usual Save the file as usual

Copyright © 1997 Altera Corporation 9/12/97 Use AHDL within VHDL

Copyright © 1997 Altera Corporation 9/12/97 How to create EDIF within VHDL Read in the EDIF file as usual

Copyright © 1997 Altera Corporation 9/12/97 How to use EDIF within VHDL

Copyright © 1997 Altera Corporation 9/12/97 VHDL support..... VHDL Entry can support –Graphic, AHDL, EDIF Step –1.) Design you Graphic/AHDL/EDIF circuit –2.) Use the “COMPONENT” method

Copyright © 1997 Altera Corporation 9/12/97

Copyright © 1997 Altera Corporation 9/12/97 AHDL Design File Example In this example, you will learn –how to use the AHDL design entry –how to integrate the Graphic design file in AHDL design –how to integrate the VHDL design file in AHDL design –how to integrate the EDIF design file in AHDL design

Copyright © 1997 Altera Corporation 9/12/97 How to use Graphic within AHDL Draw the cirucit diagram as usual Create an “INC” file

Copyright © 1997 Altera Corporation 9/12/97 Use Graphic within AHDL

Copyright © 1997 Altera Corporation 9/12/97 How to create VHDL within AHDL Enter your VHDL design file Create an “INC” file

Copyright © 1997 Altera Corporation 9/12/97 Use VHDL within AHDL

Copyright © 1997 Altera Corporation 9/12/97 How to create EDIF within AHDL Read in the EDIF design file Create an “INC” file

Copyright © 1997 Altera Corporation 9/12/97 Use EDIF within AHDL

Copyright © 1997 Altera Corporation 9/12/97 AHDL Entry support..... AHDL Entry can support –Graphic, VHDL, EDIF Step –1.) Read in your Graphic/VHDL/EDIF design file –2.) File -> Create Default Include File –3.) Open the Text Editor –4.) use the Include statement

Copyright © 1997 Altera Corporation 9/12/97

Copyright © 1997 Altera Corporation 9/12/97 Conclusion Altera Max+Plus II is a fully integrate software It support different kinds of design entry The design entry can be mixed within different level of hierarchy