Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Slides:



Advertisements
Similar presentations
An International Technology Roadmap for Semiconductors
Advertisements

Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
When a potential difference of 150 V is applied to the plates of a parallel-plate capacitor, the plates carry a surface charge density of 30.0 nC/cm2.
CS 7810 Lecture 12 Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors D. Brooks et al. IEEE Micro, Nov/Dec.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Copyright © 2009 Pearson Education, Inc. Lecture 5 - Capacitance Capacitors & Dielectrics.
1 Lecture 2: System Metrics and Pipelining Today’s topics: (Sections 1.6, 1.7, 1.9, A.1)  Quantitative principles of computer design  Measuring cost.
From Compaq, ASP- DAC00. Power Consumption Power consumption is on the rise due to: - Higher integration levels (more devices & wires) - Rising clock.
Digital Integrated Circuits© Prentice Hall 1995 Introduction Jan M. Rabaey Digital Integrated Circuits A Design Perspective.
Chip Manufacturing Process
Spring 10, Jan 13ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 VLSI Yield and Moore’s Law Vishwani D. Agrawal James.
1 VLSITECHNOLOGY CHIP DESIGN SILICON PROCESSING – FABRICATION YIELD BY SRITEJA TARIGOPULA SUBMITTED TO DR. ROMAN STEMPROK.
How engineers in 1954 expected a computer to look like in 2004.
EXAMPLE 3.1 OBJECTIVE Solution Comment
Chip tag A radio-frequency identification system uses tags readers send a signal to the tag and read its response RFID tags can be either passive active.
Engineering Science EAB_S_127 Electricity Chapter 4.
Digital Logic Design ESGD2201
Lecture 1 Introduction to Electronics Rabie A. Ramadan
EE414 VLSI Design Design Metrics in Design Metrics in VLSI Design [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 13 Direct Current Circuits
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.
Computer Architecture- 1 Ping-Liang Lai ( 賴秉樑 ) Chapter 1 Fundamentals of Computer Design Computer Architecture 計算機結構.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Lecture 3: 9/3/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Chapter 17 Electric Potential. Objectives: The students will be able to: Given the dimensions, distance between the plates, and the dielectric constant.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
Monday, Sept. 26, 2005PHYS , Fall 2005 Dr. Jaehoon Yu 1 PHYS 1444 – Section 003 Lecture #8 Monday, Sept. 26, 2005 Dr. Jaehoon Yu Capacitors Determination.
Chapter 8 Memory Interface
EXAMPLE 9.1 OBJECTIVE pn(xn) = 2.59  1014 cm3
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 41 Lecture 4 Yield Analysis & Product Quality n Yield and manufacturing cost n Clustered defect yield.
Present – Past -- Future
Electrostatics #5 Capacitance. Capacitance I. Define capacitance and a capacitor: Capacitance is defined as the ability of an object to store charge.
Early electronic device the vacuum tube
Short-channel Effects in MOS transistors
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
EXAMPLE 4.1 OBJECTIVE Solution Comment
Transistor Counts 1,000, ,000 10,000 1, i386 i486 Pentium ® Pentium ® Pro K 1 Billion Transistors.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /03/2013 Lecture 3: Computer Performance Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
Chapter 1 — Computer Abstractions and Technology — 1 Uniprocessor Performance Constrained by power, instruction-level parallelism, memory latency.
EBIZ 509 Foundations of E-Business. 2 © UW Business School, University of Washington 2004 Agenda Today Class schedule and class plan Basic computer concepts.
CS203 – Advanced Computer Architecture
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.
High Performance Computer Architecture:
CS203 – Advanced Computer Architecture
Technology advancement in computer architecture
FUNDAMENTALS OF COMPUTER DESIGN
VLSI Testing Lecture 2: Yield & Quality
EXAMPLE 4 Check data for inverse variation
Lecture 2: Performance Today’s topics: Technology wrap-up
Computer Architecture
Chapter 1 Fundamentals of Computer Design
Impact of Parameter Variations on Multi-core chips
Channel Length Modulation
ELEC 7770 Advanced VLSI Design Spring 2014 VLSI Yield and Moore’s Law
The University of Adelaide, School of Computer Science
Presentation transcript:

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department Computer System Architecture ESGD2204 Monday, 23 th February 2010 Lecture 6

Performance Measures and Calculation

Mobile devices care about battery life more than power, so energy is the proper metric, measured in joules: Power Metric

Example: Power Some microprocessors today are designed to have adjustable voltage, so that a 15% reduction in voltage may result in a 15% reduction in frequency. What would be the impact on dynamic power?

Answer Since the capacitance is unchanged, the answer is the ratios of the voltages and frequencies: Thereby reducing power to about 60% of the original.

Cost of an Integrated Circuit In an increasingly competitive computer marketplace where standard parts—disks, DRAMs, and so on—are becoming a significant portion of any system’s cost. integrated circuit costs are becoming a greater portion of the cost that varies between computers, especially in the high-volume, cost-sensitive portion of the market.

Thus, computer designers must understand the costs of chips to understand the costs of current computers. Although the costs of integrated circuits have dropped exponentially, the basic process of silicon manufacture is unchanged: A wafer is still tested and chopped into dies that are packaged. Cost of an Integrated Circuit

Thus the cost of a packaged integrated circuit is: Cost of an Integrated Circuit Cost of integrated circuit = Cost of die= Cost of wafer / (Dies per wafer × Die yield)

The number of dies per wafer is approximately the area of the wafer divided by the area of the die. It can be more accurately estimated by: Cost of an Integrated Circuit

However, this only gives the maximum number of dies per wafer. The critical question is: What is the fraction of good dies on a wafer number, or the die yield? A simple model of integrated circuit yield, which assumes that defects are randomly distributed over the wafer and that yield is inversely proportional to the complexity of the fabrication process, leads to the following: Cost of an Integrated Circuit α is a parameter that corresponds roughly to the number of critical masking levels,

Example Find the number of dies per 300 mm (30 cm) wafer for a die that is 1.5 cm on a side.

Example Find the number of dies per 300 mm (30 cm) wafer for a die that is 1.5 cm on a side. Answer : The die area is 2.25 cm2. Thus

Example Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side, assuming a defect density of 0.4 per cm 2 and α is 4. Where α is a parameter that corresponds roughly to the number of critical masking levels,

Answer The total die areas are 2.25 cm 2 and 1.00 cm 2. For the larger die, the yield is For the smaller die, it is