A Readout ASIC for CZT Detectors

Slides:



Advertisements
Similar presentations
Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.
Advertisements

D S Judson UNTF Forum Salford. Outline The Compton imaging process The PORGAMRAYS project What is it? How does it work? Detector description Spectroscopic.
R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Bump Bonding Requirements for Nuclear Physics Ian Lazarus Nuclear Physics Group STFC Daresbury Laboratory.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Why silicon detectors? Main characteristics of silicon detectors: Small band gap (E g = 1.12 V)  good resolution in the deposited energy  3.6 eV of deposited.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Performance of a 128 Channel counting mode ASIC for direct X-ray imaging A 128 channel counting ASIC has been developed for direct X-ray imaging purposes.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
VIP1: a 3D Integrated Circuit for Pixel Applications in High Energy Physics Jim Hoff*, Grzegorz Deptuch, Tom Zimmerman, Ray Yarema - Fermilab *
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
HINP32C Southern Illinois University Edwardsville VLSI Design Research Laboratory Washington University in Saint Louis Nuclear Reactions Group.
A 128-channel event-driven readout ASIC for the R 3 B Tracker TWEPP 2015, Lisbon Lawrence Jones ASIC Design Group Science and Technology Facilities Council.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
JRA-1 ISRSI Consortium Meeting Perugia, INAF/IASF (BO,PA)
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
RAL ASIC Design & RD53 IP WG
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
CMS Pixels: Fermilab Farah Fahim, Gregory Deptuch, Jim Hoff, Alpana Shenai, Marcel Trimpl.
Fermilab Silicon Strip Readout Chip for BTEV
Compton imaging with the PorGamRays Detector D S Judson Imaging 2010, Stockholm, 8 th -11 th June 2010.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Aurore Savoy-Navarro 1), Albert Comerma 2), E. Deumens 3), Thanh Hung Pham 1), Rachid Sefri 1) 1) LPNHE-Université Pierre et Marie Curie/IN2P3-CNRS, Fr.
PGRIS: Towards portable Compton Camera Imaging
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Update on works with SiPMs at Pisa Matteo Morrocchi.
Comparison of a CCD and the Vanilla CMOS APS for Soft X-ray Diffraction Graeme Stewart a, R. Bates a, A. Blue a, A. Clark c, S. Dhesi b, D. Maneuski a,
Page Detector and Electronics R&D for picosecond resolution, single photon detection and imaging J.S. MilnesPhotek Ltd T.M. ConneelyUniversity.
 13 Readout Electronics A First Look 28-Jan-2004.
Budker INP V.Aulchenko1,2, L.Shekhtman1,2, V.Zhulanov1,2
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
ECAL front-end electronic status
INFN Pavia and University of Bergamo
Functional diagram of the ASD
R&D activity dedicated to the VFE of the Si-W Ecal
A First Look J. Pilcher 12-Mar-2004
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
Status of the CARIOCA project
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Verify chip performance
Readout Electronics for Pixel Sensors
Presentation transcript:

A Readout ASIC for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton Laboratory

Introduction PORGAMRAYS is a collaborative project between the Universities of Manchester and Liverpool, and The Science and Technology Facilities Council (STFC) The Project has been jointly funded by EPSRC and the DTI Technology Programme in the UK Aim is to develop a demonstrator portable compton gamma camera Capable of imaging radiation sources and identifying the isotope It will use Cadmium Zinc Telluride (CZT) room temperature semiconductor Small size makes it portable and able to operate in hostile environments

The PORGAMRAYS Project Compton gamma camera 10x10 pixellated CZT 100 Channel readout ASIC CZT gold stud bonded to a daughter card ASIC wire bonded to daughter card and routed to detector Several daughter cards form the compton gamma camera CZT is 2mm thick Signal is formed from fast electrons and slower holes Charge collection time is determined by depth of interaction Causes variations in amplitude depending on depth – have to correct for this

PORGAMRAYS ASIC

PORGAMRAYS ASIC Block Diagram 100 Channels 10x10 pixellated CZT Calibration Circuit Analogue processing chain Digital control Data driven readout with nearest neighbours 12 bit pipelined ADC 32 MHz clock Channel Mask I2C interface

Readout Channel Block Diagram

Preamplifier Schematic Differential, folded cascode amp Selectable feedback capacitor 80 000 or 400 000 electrons range DC coupled to CZT Low frequency feedback Compensates up to 150nA leakage current ENC 210 electrons for low gain mode with 6pF input capacitance after 2ms filtering (nominal settings) ENC 175 electrons for high gain mode with 6pF input capacitance after 2ms filtering (nominal settings)

Noise Filtering Differential folded cascode amplifier CR-RC band pass filter 4 bit programmable shaping time Variable 0.5ms – 7.5ms Gain of 2.94

Circuit Response to Signal Interaction Depth Low gain mode 64 fC signal Varying depths within CZT gives varying charge collection times Preamplifier rise time 100ns – 1ms 2ms shaping time Amplitude depends on interaction depth Increasing depth Preamplifier (low gain) Increasing depth Shaper (2ms)

Rise Time Estimation Measure rise time can correct for variation in amplitude due to interaction depth Differentiate preamplifier output to give pulse proportional to rise time Differentiation amplifies the noise For longer rise times, pulse height is smaller Instead of ideal differentiator use fast CR-RC shaper (32ns) Set a threshold and use comparator Used to generate timestamp Transient Noise Simulation Rise Time Measured by Circuit Preamplifier

Noise Dependence on Preamplifier Feedback Bias Increasing Current Input Capacitance Preamplifier recovery time dependent on preamplifier feedback bias current Noise increases with increasing bias current Due to a transistor in the feedback circuit

Charge Sharing and Nearest Neighbour Readout The charge generated in a CZT detector may be shared between several pixels If a pixel is above the readout energy threshold then its nearest neighbours are also read out Mapping between pixel number and channel number is shown on the left Neighbouring pixels are not necessarily neighbouring channels Hit Channel + Neighbouring Channels Hit Channel Input Lookup Table Output

Data Sampling and Conversion Shaper output is held using a standard Peak Hold circuit If the data is above threshold (a hit) it will be sampled and converted The analogue multiplexer runs continuously at the ADC sample rate The ADC samples those hit channels All channels not hit are skipped The ADC is pipelined and converts to 12 bits resolution All data (Channel No., Rise Time, Time Stamp and ADC) are synchronised A parallel to serial register shifts the data off chip

Output Data Format Data driven readout DAQ watches for Data Valid signal 32 MHz clock 34 bits of data synchronised to ADC sample rate (0.94 MHz) No need for FIFO Time stamp resolution programmable Rise time resolution programmable Hit Bit = 1 data above energy threshold Hit Bit =0 data read as nearest neighbour Data can be output continuously with no break Data Valid

Present Status of PORGAMRAYS ASIC 2 versions of the ASIC have been manufactured 1st version had a problem with the ADC which was fixed for the 2nd version 2nd version had 6 wafers manufactured Picked one wafer for testing and found a different problem Problem not seen in the first version and unrelated to the changes made

1st Version – Nearest Neighbour Readout Test front end sensitivity to the calibrate signal and verify the nearest neighbour readout Send a calibrate signal to each of the channels Set the amplitude and energy threshold so that a hit occurs in each channel Histogram the channel number s that are read out Can see from the results that the channels are responding to the calibrate signal Nearest neighbour logic is working Colour intensity indicates histogram count Channel Numbers Read Out Gaps due to hit on edge or corner Calibrate Channel Number

1st Version - Rise Time Measurement It is possible to send an analogue step voltage through the calibrate circuit Vary the rise time to measure the digitised rise time read out by the ASIC Histogram results for one channel The X-axis is in 32MHz clock cycles = 31.25ns 100ns input gives 3 clocks = 94ns 300ns input gives 8 clocks = 250ns 500ns input gives 17 clocks = 531ns 800ns input gives 26 clocks = 812 ns Rise time circuit is responsive to input

1st Version - Problem with ADC ADC had large blocks of missing codes Traced to two missing logic delay cells Had been optimised out during synthesis Caused timing errors in sampling of data within the pipeline Didn’t stop testing the functionality of the rest of the ASIC ADC Output Code to Calibration Voltage

2nd ASIC Test Results Had 6 Wafers manufactured Chose 1 to be diced and tested Histogram number of hits on each channel Shows missing channels Compared to 1st version there are lots of missing channels Chip was cooled More channels appeared Number of missing channels is sensitive to temperature Old Chip New Chip New Chip Cooled

2nd ASIC test results Survey of 6 chips First 20 channels Missing channels appear random Suspect a manufacturing problem rather than design fault Colours indicate 1st 20 channels from each chip Histogram data from one channel over the full ADC range New ADC is a great improvement over the 1st version Still a few missing codes

Sensitive to Subthreshold Leakage Current 6 Second Run 6 First Run 4 Wafer 6 Diced and Tested Wafer 6 Diced and Tested Subthreshold leakage current for PFETs is consistently low in first run Subthreshold leakage current in PFETs is variable and a higher in second run Unfortunately our preamp design seems to be more sensitive to this than simulations predicted Wafer 4 has been sent for dicing and will be tested

Future Plans To get wafer 4 from the second run diced and tested If the chips are found to work then the CZT detectors will be gold stud bonded onto the daughter cards It will then be possible to mount the daughter cards in the full gamma camera system If the chips are still found to have a problem there is a backup plan involving a different ASIC (Nucam *) Daughter card and CZT * Nucam: A 128 Channel Integrated Circuit with Pulse- Height and Rise-Time Measurement on Each Channel Including on-Chip 12bit ADC for High-Z X-Ray Detectors. Seller P; Hardie A.L; Jones L.L; Boston A.J; Rigby, S.V. Nuclear Science Symposium Conference Record, 2006. IEEE Volume 6, Issue Oct. 29 2006-Nov. 1 2006 3786 – 3789. Daughter cards in gamma camera

Gold Stud Bonding Wire bonder Gold studs Flip chip bonder ASIC & Gold Studs CZT and Glue Dots Flip chip gold stud bonding Conductive glue dot dispenser

Thanks for Listening Thanks to Ian Lazarus, Paul Seller, Patrick Coleman-Smith Contact Details Lawrence Jones IC Design Engineer, ASIC Design Group Science and Technology Facilities Council Rutherford Appleton Laboratory, Harwell Science and Innovation Campus, Didcot, OX11 0QX United Kingdom Tel +44(0)1235 446508 Fax +44(0)1235 445008 Email: l.l.jones@stfc.ac.uk