ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13.

Slides:



Advertisements
Similar presentations
Serial Interface Dr. Esam Al_Qaralleh CE Department
Advertisements

INPUT-OUTPUT ORGANIZATION
Anurag Dwivedi Rudra Pratap Suman. Scope of Communica tion Telephones and Cell Phones.
The 8051 Microcontroller Chapter 5 SERIAL PORT OPERATION.
Serial Buses. Serial Bus Features Allows several devices to be connected to a set of common signal wires Reduces inter-connections and complexity Asynchronous.
Serial I/O - Programmable Communication Interface
Lecture 8: Serial Interfaces
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
Hierarchy of I/O Control Devices
Starting with serial Chapter Ten 10.1, 10.2,
COMP3221: Microprocessors and Embedded Systems
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Input/Output and Communication
Interface circuits I/O interface consists of the circuitry required to connect an I/O device to a computer bus. Side of the interface which connects to.
ECE 371- Unit 11 Introduction to Serial I/O. TWO MAJOR CLASSES OF SERIAL DATA INTERFACES ASYNCHRONOUS SERIAL I/O - USES “FRAMING BITS” (START BIT AND.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 13.
1 SCI Serial Communication Interface Gerrit Becker James McClearen Charlie Hagadorn October 21, 2004.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
INPUT-OUTPUT ORGANIZATION
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses Oct 6, 2011.
University of Tehran 1 Interface Design Serial Communications Omid Fatemi.
Technology Training that Works Hands of Data Communications, Networking & TCP/IP Troubleshooting.
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
Computer Architecture Lecture 08 Fasih ur Rehman.
USART Communication using the RS standard ETEC6416.
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
4.0 rtos implementation part II
Input/Output mechanisms
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
1 Microprocessor-based Systems Course 9 Design of the input/output interfaces (continue)
Universal Asynchronous Receiver/Transmitter (UART)
Chapter 8 Serial and Parallel Port Interfacing Valvano’s Intro. To Embedded Systems.
Scott Baker Will Cross Belinda Frieri March 9 th, 2005 Serial Communication Overview ME4447/6405.
Other Chapters From the text by Valvano: Introduction to Embedded Systems: Interfacing to the Freescale 9S12.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Universal Asynchronous Receiver/Transmitter (UART)
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Module #7 Assessment Quiz.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
AS Computing Data transmission. Basic data transmission Baud The rate that the voltage changes is called the Baud. If the voltage changes 10 times every.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
Essentials of Communication This simple model requires many guarantees. Sender Receiver Communication Link Data.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
Ch.12 Communication Systems Valvano’s text Introduction SCI can be used to create a network. Figure 12.1 gives a general visualization. –At lowest.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 9 Serial Buses – SPI, I2C.
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
8251 USART.
Tiva C TM4C123GH6PM UART Embedded Systems ECE 4437 Fall 2015 Team 2:
Lab 9 Multiprocessor, Buses, SPI, I2C. Multiprocessors Why multiprocessors? The structure of multiprocessors. Elements of multiprocessors: – Processing.
Digital Logic Design Alex Bronstein
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
Chapter 6 Input/Output Organization
Serial mode of data transfer
EE 107 Fall 2017 Lecture 5 Serial Buses – UART & SPI
Input/Output and Communication
Serial I/O and Data Communication.
SERIAL PORT PROGRAMMING
E3165 DIGITAL ELECTRONIC SYSTEM
Computer Organization and Design
Asynchronous Serial Communications
UART Protocol Chapter 11 Sepehr Naimi
Programmable Data Communication Blocks
CHAPTER SERIAL PORT PROGRAMMING. Basics of Serial Communication Computers transfer data in two ways: ◦ Parallel  Often 8 or more lines (wire.
Serial Communication 19th Han Seung Uk.
Introduction Communication Modes Transmission Modes
Presentation transcript:

ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13

Administration Homework #6 due Friday, May 9 th Reading for week 13 (serial I/O) Textbook Chapter 10 ADUC p Supplement #4 Final exam on Saturday, May 17 th from 7:45am to 9:45am in 3418 EH Cumulative exam covering Modules Serial I/O (week 13) Review this Friday Quiz #3 returned

Quiz #3 Data High: 92%, Low: 66.5% Avg: 79%, Median: 80% Grade Breakdown for Quiz # A AB B BC C

Topics Serial I/O Serial data transfer concepts Asynchronous and synchronous transfers UARTs  UART Interrupts Circular buffering RS-232 and flow control ADuC7026 Serial Peripherals UART SPI I 2 C

Serial I/O Concepts Serial communication transmits data one bit at a time. Why? Data transfers over long distances Reduced pin and interconnection count Easier to route with switches Eliminates parallel bus skew issues Terminology Communications channel Simplex vs. duplex vs. half-duplex Transmission rates (baud rate vs. bit rate) Information codes Data Frames

Serial Communications Concepts - Morse Code A.- N B -... O , C -.-. P ? D -.. Q ( E. R ) F..-. S G --. T " H.... U _ I.. V ' J.--- W : K -.- X -..- / ; L.-.. Y $ M -- Z --.. = -...-

Asynchronous vs. Synchronous Asynchronous Communication No common clock signal between transmitter and receiver Synchronization must be established on a per frame basis Example – RS232 Synchronous Communication Clock is transmitted in addition to data, or is recovered from data signalrecovered from data signal Often includes a framing signal as well Example – I 2 S Example – I 2 S

Asynchronous Data Transfer RS-232 signal phases Idle Start bit Data Parity Stop bit Idle or Start next frame

UARTs Universal Asynchronous Receiver- Transmitter Basic UART construction Practical UARTs  Complex I/O device functionality encapsulated behind a register interface Control Status Data  FIFOs  MODEM control signals

UART Interrupts UARTs often can generate interrupts for a number of conditions Receive data ready Receive data error  Framing, parity, overrun Modem signal status changes Transmitter buffer empty  If data available, just sent it  If no data available and level sensitive interrupts, ISR should mask the transmit interrupt and the program putting data in the queue should unmask it

Circular Buffering Implement simple FIFO queueing in software to minimize data movement. Some CPUs (especially DSPs) implement circular addressing modes in hardware for speed.

RS-232 RS-232 is one of many physical-level standards for serial communications. Selected serial communications standards RS-232 defines many aspects of the serial data channel Equipment definitions Connector construction and pin-outspin-outs Modem control signals Signal levels RS-232 line drivers and receiversline drivers and receivers

Flow Control A serial channel may deliver data faster than the receiving device can process. Flow control gives the receiver a way to signal the transmitter to stop transmission. Flow control can be implemented as Software  XON/XOFF flow control protocol Hardware  RTS/CTS

ADuC7026 Serial Peripherals There are 4 serial peripherals on the ADuC7026; a UART and 3 synchronous ports (SPI and I 2 C) There are ten pins that are used by the serial peripherals in two modes

ADuC7026 UART COMCON0 Basic frame configuration Baud rate Basic baud rate divider Fractional baud rate divider

ADuC7026 SPI Port The Serial Peripheral Interface (SPI) port can be configured as a master or slave (shown below) SPI consists of 2 unidirectional data lines, a clock line, and a chip select line

ADuC7026 I 2 C Ports The Inter-Integrated Circuit (I 2 C) ports can operate as master or slave I 2 C supports multi-master buses using just 2 bidirectional lines (clock and data)  Both use open-drain drivers and pull-up resistors  Collisions can occur without damage – recognized when a line will not return high after it is released

Asynchronous Communications - RS232 Framing Back What do you need to know in order to figure out what the data is? When should the data be sampled?

Synchronous Communications Back frame

Clock Recovery Back

Serial Communications Standards Back

RS-232 Connectors Back

RS-232 Signal Levels Back Data signals are shown. Control signals have opposite polarity.

MAX221 Back

Basic UART Construction Back