MCC website: ©Board of Trustees University of Illinois Research Objectives: Using game consoles as a platform for molecular modeling.

Slides:



Advertisements
Similar presentations
Super Computers By Phuong Vo.
Advertisements

The Materials Computation Center, University of Illinois Duane Johnson and Richard Martin (PIs), NSF DMR OBJECTIVE: Accelerate.
Ido Tov & Matan Raveh Parallel Processing ( ) January 2014 Electrical and Computer Engineering DPT. Ben-Gurion University.
Higher Computing Computer Systems 3. Computer Performance.
Types of Parallel Computers
High Performance Computing The GotoBLAS Library. HPC: numerical libraries  Many numerically intensive applications make use of specialty libraries to.
Sony PLAYSTATION 3 and the Cell Processor Dr. Hayden So Department of Electrical and Electronic Engineering 3 Sep, 2008.
NPACI: National Partnership for Advanced Computational Infrastructure Supercomputing ‘98 Mannheim CRAY T90 vs. Tera MTA: The Old Champ Faces a New Challenger.
Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.
Development of a Ray Casting Application for the Cell Broadband Engine Architecture Shuo Wang University of Minnesota Twin Cities Matthew Broten Institute.
ELEC 6200, Fall 07, Oct 29 McPherson: Vector Processors1 Vector Processors Ryan McPherson ELEC 6200 Fall 2007.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
UNL Computer Science & Engineering Cluster Computing David R. Swanson Beowulf and Bombs.
Group 11 Pekka Nikula Ossi Hämäläinen Introduction to Parallel Computing Kentucky Linux Athlon Testbed 2
Linux clustering Morris Law, IT Coordinator, Science Faculty, Hong Kong Baptist University.
Real Parallel Computers. Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel.
PlayStation 2 Architecture Irin Jose Farid Momin Quy Ngo Olivia Wong.
Computer Systems Computer Performance.
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Emotion Engine A look at the microprocessor at the center of the PlayStation2 gaming console Charles Aldrich.
Interconnection Structures
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
High Performance Computing 1 Numerical Linear Algebra An Introduction.
Slide 1 / 16 On Using Graphics Hardware for Scientific Computing ________________________________________________ Stan Tomov June 23, 2006.
Chapter 4 The System Unit: Processing and Memory Prepared by : Mrs. Sara salih.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
Computationally Efficient Histopathological Image Analysis: Use of GPUs for Classification of Stromal Development Olcay Sertel 1,2, Antonio Ruiz 3, Umit.
1 Chapter 1 Parallel Machines and Computations (Fundamentals of Parallel Processing) Dr. Ranette Halverson.
Computer Graphics Graphics Hardware
Implementation of Parallel Processing Techniques on Graphical Processing Units Brad Baker, Wayne Haney, Dr. Charles Choi.
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Helmholtz International Center for CBM – Online Reconstruction and Event Selection Open Charm Event Selection – Driving Force for FEE and DAQ Open charm:
3. April 2006Bernd Panzer-Steindel, CERN/IT1 HEPIX 2006 CPU technology session some ‘random walk’
Linux High-Availability Cluster William R. Smith EKU, Dept. of Technology CEN/CET.
SJSU SPRING 2011 PARALLEL COMPUTING Parallel Computing CS 147: Computer Architecture Instructor: Professor Sin-Min Lee Spring 2011 By: Alice Cotti.
© 2007 SET Associates Corporation SAR Processing Performance on Cell Processor and Xeon Mark Backues, SET Corporation Uttam Majumder, AFRL/RYAS.
PDCS 2007 November 20, 2007 Accelerating the Complex Hessenberg QR Algorithm with the CSX600 Floating-Point Coprocessor Yusaku Yamamoto 1 Takafumi Miyata.
Tests and tools for ENEA GRID Performance test: HPL (High Performance Linpack) Network monitoring A.Funel December 11, 2007.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
- Rohan Dhamnaskar. Overview  What is a Supercomputer  Some Concepts  Couple of examples.
University of Illinois at Chicago Electronic Visualization Laboratory (EVL) SuperDuperNetworking Transforming Supercomputing …from the point of view of.
Accelerating the Singular Value Decomposition of Rectangular Matrices with the CSX600 and the Integrable SVD September 7, 2007 PaCT-2007, Pereslavl-Zalessky.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
Vector/Array ProcessorsCSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: Vector/Array Processors Reading: Stallings, Section.
Hardware Acceleration Using GPUs M Anirudh Guide: Prof. Sachin Patkar VLSI Consortium April 4, 2008.
Sep 08, 2009 SPEEDUP – Optimization and Porting of Path Integral MC Code to New Computing Architectures V. Slavnić, A. Balaž, D. Stojiljković, A. Belić,
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Central processing unit
Computing Environment The computing environment rapidly evolving ‑ you need to know not only the methods, but also How and when to apply them, Which computers.
Benchmarks of a Weather Forecasting Research Model Daniel B. Weber, Ph.D. Research Scientist CAPS/University of Oklahoma ****CONFIDENTIAL**** August 3,
1)Leverage raw computational power of GPU  Magnitude performance gains possible.
The Materials Computation Center, University of Illinois Duane Johnson and Richard Martin (PIs), NSF DMR OBJECTIVE: To accelerate.
DBS A Bit-level Heuristic Packet Classification Algorithm for High Speed Network Author : Baohua Yang, Xiang Wang, Yibo Xue, Jun Li Publisher : th.
GPU Programming Shirley Moore CPS 5401 Fall 2013
Sun Starfire: Extending the SMP Envelope Presented by Jen Miller 2/9/2004.
A SEMINAR ON 1 CONTENT 2  The Stream Programming Model  The Stream Programming Model-II  Advantage of Stream Processor  Imagine’s.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA
Sony PlayStation 3 Sony also laid out the technical specs of the device. The PlayStation 3 will feature the much-vaunted Cell processor, which will run.
The Materials Computation Center, University of Illinois Duane Johnson and Richard Martin (PIs), NSF DMR Objective: Understand.
THE MICROPROCESSOR A microprocessor is a single chip of silicon that performs all of the essential functions of a computer central processor unit (CPU)
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
TI Information – Selective Disclosure Implementation of Linear Algebra Libraries for Embedded Architectures Using BLIS September 28, 2015 Devangi Parikh.
Today's Software For Tomorrow's Hardware: An Introduction to Parallel Computing Rahul.S. Sampath May 9 th 2007.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA Shirley Moore CPS5401 Fall 2013 svmoore.pbworks.com November 12, 2012.
Computer Graphics Graphics Hardware
Super Computing By RIsaj t r S3 ece, roll 50.
Introduction and History of Cray Supercomputers
TeraScale Supernova Initiative
Computer Graphics Graphics Hardware
Parallel computing in Computational chemistry
Presentation transcript:

MCC website: ©Board of Trustees University of Illinois Research Objectives: Using game consoles as a platform for molecular modeling. We have concentrated on demonstrating the viability of the idea using the Sony PlayStation2. Approach: We have ported GAMESS, a well-known open source quantum chemistry code to the PS2. We have explored the use of hand-coded assembler for linear algebra routines to make an efficient BLAS package. Obstacles to overcome include the limited options for fast data transfer due to the intended use for gaming where the data direction is expected to be exclusively from CPU to vector units (VU) to rendering unit and VU to CPU transfer is not required. Significant Results: We showed that performance of up to 1GFLOP can be obtained for matrix-matrix multiplication. We have shown that realistic calculations can be carried out on the PS2. Parallel performance with MPI was investigated and found to be comparable to Linux PCs with similar network connectivity. Broader Impact: Low-cost, high-performance platform for molecular modeling. One can expect that this approach will lead to higher performance on even a single processor because of the economics of game consoles. Materials Computation Center, University of Illinois Duane Johnson and Richard Martin, NSF DMR Hijacking Game Consoles for Molecular Modeling Todd J. Martinez (Chemistry) and S. Patel (ECE) Cluster of PS2’s running Linux and MPI PS2 PIII- 600 P Processor Clock (MHz) Floating Point Ops/Clock2022 MFLOPS System Bus Clock (MHz) Bus Width (bits)12864 Data Transfer (MB/s) Memory (MB) Price (when first released)$500$2,000

MCC website: ©Board of Trustees University of Illinois We have begun a collaboration with IBM to investigate the performance of the new Cell architecture, which is planned for use in the next- generation game consoles (PlayStation3). Benjamin Levine (UIUC) interned at IBM Yorktown Heights with Jeff Burns and Ashwini Nanda. Using a simulator, matrix-matrix multiplication performance of more than 80% theoretical peak was obtained using a single vector unit on the Cell processor. Ongoing work at Yorktown Heights will extend this code to cover all of the BLAS operations. Future Directions: The new vector-parallel architecture calls for reworking of some of the algorithms used, such as the construction of electron-electron repulsion integrals. By continued collaboration with IBM, we plan to be in a position to use the PS3 for scientific computing as soon as PS3’s are available for purchase. This is needed to exploit the processor in a timely manner, before traditional PCs can match its performance. Materials Computation Center, University of Illinois Duane Johnson and Richard Martin, NSF DMR Hijacking Game Consoles for Molecular Modeling Todd J. Martinez (Chemistry) and S. Patel (ECE) GAMESS Running on a PS2 After Porting PS2-GCC (17MFLOPS) PIII-600-BLAS (36MFLOPS) PS2-VU0 (45-60 MFLOPS) Dot Product Performance on PS2