GigaTracker Working Group meeting Status of the GTK_carrier 2015 24/03/2015.

Slides:

Advertisements

Similar presentations

Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.

Advertisements

Fz-Juelich, 03/09/2013V. Carassiti, P. Lenisa 1 STATUS REPORT.

Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.

J-C Brient LLR Progress report on the ECAL prototype 2 - New informations on the cost of the W-Si ECAL 3 - A proposal for a new design of the.

General needs at CERN for special PCB’s Philippe Farthouat CERN.

Printed Circuit Board Design

MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.

SPD general meeting Pixel bus and Pilot MCM Integration CERN October 8, 2002.

ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.

1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors

Connectors 13/03/2013Collaboration meeting CERN - CSEM1.

Layout of the Power Distribution on Support Tube for Phase I Lutz Feld, Waclaw Karpinski, Katja Klein, Jan Sammet, Michael Wlochal.

VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.

WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.

A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.

EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.

1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors

CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,

17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.

Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.

Hybrid Integrated Circuit

Contents of talk May 2 nd 2006 Y. Muraki on behalf of the LHCf 1. Physics goal 2. The BRAN detector 3. The particle distribution inside the BRAN 4. In.

NA62 GigaTracKer Working Group meeting Integration and GTK-carrier PCB design April 9, 2013 Michel Morel.

TPAC progress Jamie C 29 th July TPAC1.1 Status Submitted 17 th –Some minor DRC errors found at foundry –Corrected/waived Re-Submitted 23 rd July.

FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester.

A PCB has 2 signal layers, a split power layer and one ground layer. It also has two solder mask and two silkscreen layers. Is the board classified as:

“PCB” -AMIT NIKAM -ASHI NAGARIYA.

L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,

General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii

TDCPIX_2012. TDCPIX size Proposal numbering pads.

EP/ED group meeting1 ALICE PIXELS DETECTOR.

CERN Rui de OliveiraTS-DEM TS-DEM Development of Electronic Modules Rui de Oliveira CERN State of the art technologies for front-end hybrids.

Team 2: Bluetooth Mass Storage Device By Ryan Weaver Preliminary PCB Layout and Design Narrative 1 Yucel ParsakYuri Kubo Scott PillowRyan Weaver.

TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.

1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.

Low Mass Rui de Oliveira (CERN) July

24/05/2010Rui De Oliveira1 Resistive protections for Bulk Micromegas Rui de oliveira, Joerg Wotschack Venetios Polychronakos.

Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.

Si sensors for LumiCal Wojciech Wierba Institute of Nuclear Physics PAN Cracow, Poland FCAL Workshop, LAL Orsay,

Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.

Possible types of module Si/W CALORIMETER CONCEPT Si/W CALORIMETER CONCEPT G.Bashindzhagyan Moscow State University June 2002 Internal structure (not in.

30/09/2010Rui De Oliveira1.  GEM Single mask process  Micromegas  Bulk  Classical  resistive 30/09/2010Rui De Oliveira2.

The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.

V i t a l i s ECE Spring 2013 TEAM 13 Wireless Biometric Sensor Design Review.

DETECTOR PIXEL CHIP MCM PIXEL BUS COOLING TUBE PIXEL BUS AND PILOT MCM CONNECTIONS (1) SDM comp LASER DIODE Space reserved (15mm) for connections.

Status of GTK_CARRIERS_2015 NA62 GTK WG meeting Michel MOREL October,

Seraj Dosenbach Greg Lammers Beau Morrison Ananya Panja Printed Circuit Board Layout Narrative plus Preliminary PCB Layout.

Academia meets Industry: RPC and TGC Vienna University of Technology March 25 th 2014 By R. Santonico.

Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.

WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.

Report on dummy detector Equipped with Heater & sensors NA62 GigaTracker Working Group Meeting May 24 th 2011.

Integration of the MVD Demonstrator S. Amar-Youcef, A. Büdenbender, M. Deveaux, D. Doering, J. Heuser, I. Fröhlich, J. Michel, C. Müntz, C. Schrader, S.

19 Jan Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration on LCTPC “advanced-endcap” for the ILD LOI…

Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.

1 PST Heater Panel Design The PST heater panels are internally redundant resistive circuits printed onto a Kapton sheet with an aluminum backing. They.

SuperB – IFR status of the detector & tooling development 1V. Carassiti - INFN FEINP PAN 07-09/09/2012.

GEM Integrated PCB readout and cooling

ALICE-MFT-WP5-FPC- vidyo

ob-fpc: Flexible printed circuits for the alice tracker

Minutes of the GTK carrier Design Review meeting

HPS Motherboard Electronic Design

First of all we will remind some numbers:

Using eagle for custom hsd schematic and layout

EVLA MONITOR & CONTROL CDR

AIDA 2020 Tel Aviv group.

Manufacturing Processes

Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.

Presentation transcript:

GigaTracker Working Group meeting Status of the GTK_carrier /03/2015

GTK_carrier 2015: 2 proposals 1.Thinner countersink 2.Stairway to bonding area Summary 24/03/2015GigaTracker Working Group meeting M.Morel 2

24/03/2015GigaTracker Working Group meeting M.Morel 3 Top Layer40µm Solder mask Top Isola55µm GND115µm Stripline115µm Isola160µm Isola55µm GND215µm Isola160µm Power supply130µm Isola55µm 600µm GTK_carrier 2015 cross section 14 Layers PCB Power supply230µm Isola55µm Power supply330µm Isola160µm Power supply430µm Isola160µm GND330µm Power supply530µm Isola160µm GND430µm Isola160µm Stripline215µm Isola160µm GND515µm Isola55µm Bottom Layer25µm Solder mask Bottom Isola160µm Cu Isola 408HR Coverlay 1400µm Countersink area 14.5mm 5 x GND layers 5 x PS layers 4 x signals layers GNDVDDA VDD Sig2 Sig1 PCB Micro-cooling plate sensor TDCpix Frame

24/03/2015GigaTracker Working Group meeting M.Morel 4 GTK_carrier SOMACIS production 2014 GND Top layer is cut down to 200µm

Top Layer40µm Solder mask Top Isola55µm GND115µm Stripline115µm Isola160µm Isola55µm GND215µm Isola160µm Power supply130µm Isola55µm 85µm GTK_carrier 2015 cross section 14 Layers PCB Power supply230µm Isola55µm Power supply330µm Isola160µm Power supply430µm Isola160µm GND330µm Power supply530µm Isola160µm GND430µm Isola160µm Stripline215µm Isola160µm GND515µm Isola55µm Bottom Layer25µm Solder mask Bottom Isola160µm Cu Isola 408HR Coverlay 1400µm Countersink area 5 x GND layers 5 x PS layers 4 x signals layers GND VDDA VDD Sig3 Sig2 24/03/2015GigaTracker Working Group meeting M.Morel 5 Sig1 70µm 445µm

GTK_carrier 2015 equipped with the cooling plate and the detector view 380µm Cooling plate version /03/2015 GigaTracker Working Group meeting M.Morel 6 Stiffener

24/03/2015GigaTracker Working Group meeting M.Morel 7 Layout modified on TDCpix #0

24/03/2015 GigaTracker Working Group meeting M.Morel 8

24/03/2015GigaTracker Working Group meeting M.Morel 9 GTK_carrier 2015

24/03/2015GigaTracker Working Group meeting M.Morel 10 The stack up of the GTK_carrier 2015 will be more symmetric so we expect improvement in the flatness. In order to solve the problem of the startup of PLL, we added 560µF/2.5V Polymer Aluminium capacitors close to the TDCpix and 5600µF/6V3 Electrolytic Aluminium capacitors in the portion located inside the vessel. The mode_block_mux of each TDCpix is now selectable by the I²C bus. An optical reset is now available. The thickness of the countersink could be reduced to 600µm. The connections to Power Supplies and GND planes could be operate on a stairway created along the bonding area. These possibilities need to be confirm: - By PH/DT’s team - By The manufacturer of printed circuit board SOMACIS in March 31. Summary