FPGAs in the CMS HCAL electronics Tullio Grassi 21 March 2014.

Slides:



Advertisements
Similar presentations
A few notes on MicroSemi FPGAs Tullio Grassi 31 March 2010.
Advertisements

C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
Radiation Effects on FPGA and Mitigation Strategies Bin Gui Experimental High Energy Physics Group 1Journal Club4/26/2015.
Radiation Tolerant Source Interface Unit for the ALICE Experiment E. Dénes et al. LECC September 2005, Heidelberg.
FPGA Use within the Detector Volume Tullio Grassi (Univ. of Maryland) ECFA High Luminosity LHC Experiments Workshop 23 October 2014 Disclaimer: difficult.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
6/8/03J. Lajoie - PHENIX Silicon Workshop1 Pixel Ladder, PILOT Issues Physical structure of first pixel layer –FPGA-based PILOT chip readout Show some.
MDT-ASD PRR C. Posch30-Aug-01 1 Radiation Hardness Assurance   Total Ionizing Dose (TID) Change of device (transistor) properties, permanent   Single.
FPGA Use within the Detector Volume Tullio Grassi (Univ. of Maryland) ECFA High Luminosity LHC Experiments Workshop October 2014 Disclaimer: difficult.
TS-LEA, CERN, 1211 Geneva 23 1 T. Wijnands TS/LEA, C. Pignard AB-CORADWG-RADMON day – 1 December 2004 LHC Power Converters & Radiation T. Wijnands TS/LEA.
Oliver Bitterling  Introduction to the QPS  Radiation damage in electronic systems  Construction of radiation tolerant systems  Radiation test and.
ACES 2011 The third common ATLAS CMS Electronics Workshop for LHC upgrades March 9-11, 2011, CERN, Geneva, Switzerland Hardware:  ATMEL ATmega128 microcontroller.
Power Supply of Front-End Electronic in RICH/TORCH Upgrade Rui Gao, University of Oxford LHCb Upgrade Electronics Meeting 14 th April, 2011, CERN.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
SPS Beam Position Monitors: MOPOS Front-End Electronics Jose Luis Gonzalez BE/BI 22/11/2013.
Summary of the Workshop on FPGAs for High-Energy Physics
MAPLD 2009 Presentation Poster Session
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Rad-Hard qualification for the LHCb RICH L0 electronics M. Adinolfi.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
FP420 Low and high voltage supply INFN/Univ. of Torino Sep
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range ● Summing signals from 6 detectors on one preamp ● NCC should.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Experience from using SRAM based FPGAs in the ALICE TPC Detector and Future Plans Johan Alme – for the ALICE TPC Collaboration FPGA.
TRAD, Tests & Radiations 13/09/2011 LHC POWER CONVERTER Radiation analysis.
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
Summary Actel ProAsic/3E Irradiation Tests Antonio Pellegrino (work by Syracuse group) Nikhef, OT FE Architecture Mini-Review o introduction.
CMS Upgrade Workshop – Nov 20, H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New QIE Nov 20, 2007 People interested in QIE10 development:
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
Apr, 2014 TE-EPC-CCE Radiation Tests
13/17 Sept th Workshop on Electronics for LHC and future experiments P. Antonioli INFN-Bologna 1.The TDC module of ALICE/TOF 2.Irradiation at.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.
Upgrade Radiation Issues Christopher O’Grady For the DCH Electronics Upgrade Group Based on work by Jerry Va’vra.
HF Front-end status Tullio Grassi 11 Dec Overview The HF FEE will change entirely, including the backplane. Only the cable plant (fiber, copper)
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
COTS for the LHC radiation environment: the rules of the game
Using reconfigurable FPGAs in radioactive environments: challenges and possible solutions Massimo Violante Politecnico di Torino Dip. Automatica e Informatica.
FPGAs in ATLAS Front-End Electronics Henrik Åkerstedt, Steffen Muschter and Christian Bohm Stockholm University.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
IB PRR PRR – IB System.
Standard electronics for CLIC module. Sébastien Vilalte CTC
COTS Regulator Studies Derek Donley*, Mitch Newcomer, Mike Reilly *Hospital of the University of Pennsylvania, Radiation Oncology.
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
Beam Secondary Shower Acquisition System: RF Front-End Design (3) Student Meeting Jose Luis Sirvent PhD. Student 2/09/2013.
Digital systems and FPGAs in Experimental Particle Physics Tullio Grassi (Univ. of Maryland, USA) Laboratori Nazionali di Legnaro, 13 April 2011.
BLM System R2E and Availability Workshop, B.Dehning 1 Bernd Dehning CERN BE-BI
Actel Antifuse FPGA Information – Radiation Tests Actel Antifuse FPGA – A54SX72A 72K gates 208 pqfp package 2.5v to 5.0v I/O tolerant $62 each for tested.
Ketil Røed - LECC2005 Heidelberg Irradiation tests of the ALICE TPC Front-End Electronics chain Ketil Røed Faculty of Engineering, Bergen University.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
Experience with igloo2 FPGAs in the CMS HCAL upgrade Tullio Grassi Univ of Maryland, USA 10 Feb 2016.
Qualification of components (Electronics)
SmartFusion2 and Artix 7 radiation test results for the new developments G. Tsiligiannis, S. Danzeca (EN-STI-ECE)
Status of the FPGA Firmware of the HF FE
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Problems and solutions to the use of FPGA's in radiation zones
Upgrade of the ATLAS MDT Front-End Electronics
NSW Electronics workshop, November 2013
Radiation Tolerance of an Used in a Large Tracking Detector
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
Dr. Salvatore Danzeca EN-STI-ECE
Presentation transcript:

FPGAs in the CMS HCAL electronics Tullio Grassi 21 March 2014

FPGAs in CMS HCAL We use FPGAs both in the Front-End Electronics (FEE) mounted on the detector and in the Back-End electronics (BEE) located in the counting rooms. Existing system: produced in 2004 circa. Upgraded system: in steps between 2014 and ExistingUpgrade Expected TID on FEE2 Gy14 Gy (1.4 krad) Expected 1 MeV-equivalent neutron fluence on FEE 1 x / cm 2 7 x / cm 2 Front-EndActel antifuse (for control only) Microesemi flash-based (control and data) Back-EndXilinx and AlteraXilinx Number of FPGA types2 (FEE) + ~8 (BEE)~5 (FEE) + 5 (BEE) Number of developers1 (FEE) + ~4 (BEE)~6 (FEE) + 4 (BEE) 2

FPGAs in the FEE Existing system: Actel antifuse with hand-made TMR no radiation effects observed problems for lack of reprogrammability Upgrade: we are considering Microsemi Flash-based FPGAs. Major advantage is that the configuration is SEU-immune. 1)ProASIC3L: logic, PLL, RAM, ROM, etc Fmax ~300MHz no serdes 2) igloo2 : has also 5 Gbps serdes 3

Grade of the FPGAs Microsemi sells non rad-tol FPGAs and Rad-Tol FPGAs. We have heard that: they are manufactured in the same factories the Rad-Tol production lots are tested for radiation. We buy non rad-tol FPGAs and hope for the best… 4

Tests on Microsemi ProASIC3L There are good publications. The most complete is: C. Poivey et al, “Radiation Characterization of Microsemi ProASIC3 Flash FPGA Family”, proceedings of IEEE Radiation Effects Data Workshop (REDW 2011)  no SEL, no SEU on configuration, calculation of various cross-sections, timing degradation starts at 200 Gy, failure around 500 Gy… In one scenario we want to interface the ProASIC3L to the Cern GBTX  need the ability to receive SLVS (a differential signal similar to LVDS but with smaller amplitude). SLVS inputs are not in the FPGA specs, and obviously were not tested under radiation. We have shown that ProASIC3L can receive SLVS, and this is true also under radiation. Publication: A Belloni et al, “Radiation tolerance of an SLVS receiver based on commercial components”, Journal of Instrumentation (JINST 2014) 5

Tests on Microsemi igloo2 On-going tests by Univ. of Minnosota with 230 MeV protons: failure after 2x10 12 protons (~ 1000 Gy); no SEU seen on a TMR-type shift-register no SET seen; PLL : observed 400 SEUs over a fluence of protons/cm 2 (or maybe 2 x …)  cross section < 400/ p/cm 2 = 4 x cm 2 The PLL always re-locked within 34 us. Results are satisfactory for our application. We plan to test also the embedded 5Gbps serdes. 6

Use of igloo2 We are going to test the igloo2 serdes for data readout from the FEE, and for the control of the FEE. Major issue: how to drive the reference clock ? Two options: 1)synchronous with the accelerator: need a rad-tol jitter cleaner 2)from a local oscillator: need for padding logic 7

Reprogramming the Microsemi flash- based FPGAs Advantage: reprogramming the FPGA after a certain TID will improve the timing characteristics. Disadvantage: reprogramming during an irradiation has a small chance to burn the FPGA (SEGR). This is related to the charge-pump voltage converter used to increase the voltage internally.  Obvious solution in HEP experiments: reprogram only when there is no beam 8

Mitigation techniques TMR inside the FPGA (preferably automatic, see next slides) Could also triplicate the most critical IOs Redundancy at the system level 9

Organization of our FPGA designs mostly in verilog version number on each FPGA Compilation often based on the vendor GUI, in a few cases it is entirely script-based store on the CMS SVN server all source files, constraint files and the files needed to reproduce the compilation (project file or scripts).  This organization allows easier: re-use cross-check partitioning of a design between different developers 10

Export limitations from U.S.A. [“ITAR”] The following items are designated as defense articles: microelectronic circuits that meet or exceed the following characteristics: 1.total dose of 5×10 5 Rads (Si); 2.dose rate upset threshold of 5×10 8 Rads (Si)/sec; 3.neutron dose of 1×10 14 n/cm2 (1 MeV equivalent); 4.single event upset rate of 1× errors/bit-day or less, for the CREME96 geosynchronous orbit, Solar Minimum Environment; 5.Single event latch-up free and having a dose rate latch- up threshold of 5×10 8 Rads(Si). 11

Consequences (1) CERN used to have a license for a synthesizer that can do automatic TMR (Precision Hi-Rel from Mentor Graphics) The license has been cancelled as a consequence of ITAR CERN still has license for Synplify Premium which can also do some TMR although less effective [ see ] 12

Consequences (2) If we publish results of radiation tests on a commercial device and the results meet the ITAR characteristics, we may no longer be able to buy that device  We have a list of FPGA irradiation results accessible only by CERN members: If you need other commercial components to put in your PCB, a similar list exists: 13