A Polynomial Time Approximation Scheme For Timing Constrained Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, Charles J. Alpert** *Dept of Electrical.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Gate Sizing for Cell Library Based Designs Shiyan Hu*, Mahesh Ketkar**, Jiang Hu* *Dept of ECE, Texas A&M University **Intel Corporation.
ECE 667 Synthesis and Verification of Digital Circuits
Advanced Interconnect Optimizations. Buffers Improve Slack RAT = 300 Delay = 350 Slack = -50 RAT = 700 Delay = 600 Slack = 100 RAT = 300 Delay = 250 Slack.
Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
Confidentiality/date line: 13pt Arial Regular, white Maximum length: 1 line Information separated by vertical strokes, with two spaces on either side Disclaimer.
EE 553 Integer Programming
Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of.
© Yamacraw, 2001 Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability A. Zelikovsky GSU Joint work with C. Alpert.
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Deterministic Wavelet Thresholding for Maximum-Error Metrics Minos Garofalakis Bell Laboratories Lucent Technologies 600 Mountain Avenue Murray Hill, NJ.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. Sait Habib Youssef Junaid A. KhanAimane El-Maleh Department of Computer.
Placement of Integration Points in Multi-hop Community Networks Ranveer Chandra (Cornell University) Lili Qiu, Kamal Jain and Mohammad Mahdian (Microsoft.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
EE4271 VLSI Design Interconnect Optimizations Buffer Insertion.
Cache Placement in Sensor Networks Under Update Cost Constraint Bin Tang, Samir Das and Himanshu Gupta Department of Computer Science Stony Brook University.
ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. SaitHabib Youssef Junaid A. KhanAimane El-Maleh Department of Computer Engineering.
Interconnect Optimizations
2-Layer Crossing Minimisation Johan van Rooij. Overview Problem definitions NP-Hardness proof Heuristics & Performance Practical Computation One layer:
System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation Xiliang Zhong and Cheng-Zhong Xu Dept. of Electrical & Computer Engg.
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
EE4271 VLSI Design Advanced Interconnect Optimizations Buffer Insertion.
1 Wavelet synopses with Error Guarantees Minos Garofalakis Phillip B. Gibbons Information Sciences Research Center Bell Labs, Lucent Technologies Murray.
Fuzzy Evolutionary Algorithm for VLSI Placement Sadiq M. SaitHabib YoussefJunaid A. Khan Department of Computer Engineering King Fahd University of Petroleum.
Approximation Algorithms Motivation and Definitions TSP Vertex Cover Scheduling.
Interconnect Synthesis. Buffering Related Interconnect Synthesis Consider –Layer assignment –Wire sizing –Buffer polarity –Driver sizing –Generalized.
Advanced Interconnect Optimizations. Timing Driven Buffering Problem Formulation Given –A Steiner tree –RAT at each sink –A buffer type –RC parameters.
LP formulation of Economic Dispatch
Daniel Kroening and Ofer Strichman Decision Procedures An Algorithmic Point of View Deciding ILPs with Branch & Bound ILP References: ‘Integer Programming’
Improved results for a memory allocation problem Rob van Stee University of Karlsruhe Germany Leah Epstein University of Haifa Israel WADS 2007 WAOA 2007.
Decision Procedures An Algorithmic Point of View
Fast Spectrum Allocation in Coordinated Dynamic Spectrum Access Based Cellular Networks Anand Prabhu Subramanian*, Himanshu Gupta*,
Primal-Dual Meets Local Search: Approximating MST’s with Non-uniform Degree Bounds Author: Jochen Könemann R. Ravi From CMU CS 3150 Presentation by Dan.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 2007 (TPDS 2007)
Mehdi Kargar Aijun An York University, Toronto, Canada Keyword Search in Graphs: Finding r-cliques.
Trust-Aware Optimal Crowdsourcing With Budget Constraint Xiangyang Liu 1, He He 2, and John S. Baras 1 1 Institute for Systems Research and Department.
1 Min-Cost Live Webcast under Joint Pricing of Data, Congestion and Virtualized Servers Rui Zhu 1, Di Niu1, Baochun Li 2 1 Department of Electrical and.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
Energy-Aware Scheduling with Quality of Surveillance Guarantee in Wireless Sensor Networks Jaehoon Jeong, Sarah Sharafkandi and David H.C. Du Dept. of.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Princeton University COS 423 Theory of Algorithms Spring 2001 Kevin Wayne Approximation Algorithms These lecture slides are adapted from CLRS.
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
QoS Routing in Networks with Inaccurate Information: Theory and Algorithms Roch A. Guerin and Ariel Orda Presented by: Tiewei Wang Jun Chen July 10, 2000.
Mehdi Kargar Aijun An York University, Toronto, Canada Keyword Search in Graphs: Finding r-cliques.
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
Stabbing balls and simplifying proteins Ovidiu Daescu and Jun Luo Department of Computer Science University of Texas at Dallas Richardson, TX
Column Generation By Soumitra Pal Under the guidance of Prof. A. G. Ranade.
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda Rolf Drechsler Alex Orailoglu Computer Science & Engineering Dept. University.
Space-Efficient Online Computation of Quantile Summaries SIGMOD 01 Michael Greenwald & Sanjeev Khanna Presented by ellery.
Reliable Multicast Routing for Software-Defined Networks.
Lecture.6. Table of Contents Lp –rounding Dual Fitting LP-Duality.
Optimization Problems In which a set of choices must be made in order to arrive at an optimal (min/max) solution, subject to some constraints. (There may.
1 Chapter 11 Approximation Algorithms Slides by Kevin Wayne Pearson-Addison Wesley. All rights reserved.
Heuristics for Minimum Brauer Chain Problem Fatih Gelgi Melih Onus.
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan Hu*, Zhuo Li**, Charles Alpert** *Dept of Electrical.
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan Hu*, Zhuo Li**, Charles Alpert** *Dept of Electrical.
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types Authors: Zhuo Li and Weiping Shi Presenter: Sunil Khatri Department of Electrical.
Retiming EECS 290A Sequential Logic Synthesis and Verification.
An O(nm) Time Algorithm for Optimal Buffer Insertion of m Sink Nets Zhuo Li and Weiping Shi {zhuoli, Texas A&M University College Station,
Honors Track: Competitive Programming & Problem Solving Seminar Topics Kevin Verbeek.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
Data Driven Resource Allocation for Distributed Learning
Buffer Insertion with Adaptive Blockage Avoidance
Quality of Service in Multimedia Distribution
Buffered tree construction for timing optimization, slew rate, and reliability control Abstract: With the rapid scaling of IC technology, buffer insertion.
Objectives What have we learned? What are we going to learn?
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

A Polynomial Time Approximation Scheme For Timing Constrained Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, Charles J. Alpert** *Dept of Electrical and Computer Engineering, Michigan Technological University **IBM Austin Research Lab

2 Outline Motivation Motivation Problem Formulation Problem Formulation Algorithm Algorithm Experimental Results Experimental Results Conclusion Conclusion

3 Layer Assignment 1X1X 2X2X 4X4X In 65nm/45nm technology, layer assignment is critical for timing and buffer area optimization. In 65nm/45nm technology, layer assignment is critical for timing and buffer area optimization.

4 Wire RC and Delay Wire in higher layer has much smaller delay

5 Impact to Buffering A buffer can drive longer distance in higher layer A buffer can drive longer distance in higher layer Timing is improved Timing is improved Fewer buffers are needed Fewer buffers are needed

6 Impact to Routing/Buffering IP

7 Example: Considering Layer Assignment In Buffering

8 Problem Formulation Given Given –A Buffered Steiner tree –Timing constraint –Wire layers with RC parameters and cost Find a minimal cost layer assignment such that the timing constraint is satisfied. Find a minimal cost layer assignment such that the timing constraint is satisfied. –Between any buffers, one wire layer is used. Wire tapering is not desired in practice. Same Layer Can be different layers

9 Polynomial Time Approximation Scheme The problem is NP-hard The problem is NP-hard A Polynomial Time Approximation Scheme (PTAS) A Polynomial Time Approximation Scheme (PTAS) –Provably Good –Within (1+ ɛ ) the optimal cost for any ɛ >0 –Runs in time polynomial in n (nodes), m (layers), and 1/ ɛ –Ultimate solution for an NP-hard problem in theory –Works well in practice for layer assignment problem

10 Algorithmic Flow Oracle (x) Denote by W* the cost of the optimal layer assignment Denote by W* the cost of the optimal layer assignment Oracle (x): able to decide whether x>W* or not Oracle (x): able to decide whether x>W* or not –Without knowing W* –Answer efficiently Run a binary search on the bounds Setup upper and lower bounds of cost W*

11 Oracle Construction by Dynamic Programming Oracle (x) Oracle (x) –Constructed by dynamic programming (DP) –Only interested in whether there is a solution with cost up to x satisfying timing constraint Denote by W the maximum cost Denote by W the maximum cost W=x W=x Runs in polynomial time in terms of W Runs in polynomial time in terms of W

12 Dynamic Programming q(v,w) is propagated toward the source A loop starts with w=1 – –Propagate q(v,w) from sinks to driver – –q(v,w): largest RAT at node v with total cost w – –Two operations Add Wire Branch Merge Increment w. Repeat the above process until w reaches W

13 Propagating q(v,w): Add Wire q(v 2,w) is max of q(v 2,w) is max of –q(v 2,w-1) –updating q(v 1,w) by wire delay and wire cost in the same layer q(v 1, w 1 ) q(v 2, w 2 ) x

14 Propagating q(v,w): Branch Merge q(v l,w) q(v r,w) Merge q(v l,w) and q(v r,w) to get q(v,w) Merge q(v l,w) and q(v r,w) to get q(v,w) q(v,w) is max of q(v,w) is max of –q(v,w-1) –min of q(v l,w) and q(v r,w) in the same layer DP: After q is propagated to driver, w is incremented, repeat the process until w reaches W. Runs in O(mnW 2 ) time.

15 Oracle Construction Given any input x in Oracle(x) Given any input x in Oracle(x) –Scale and round each wire cost –DP is performed to the scaled problem with W=n/ ɛ Yes, there is a solution satisfying the timing constraint. The optimal cost of the unscaled problem W*<(1+ ɛ )x Yes, there is a solution satisfying the timing constraint. The optimal cost of the unscaled problem W*<(1+ ɛ )x No, W*>x No, W*>x

16 Fast Logarithmic Scale Binary Search U (L): set all wires to the max (min) cost layers U (L): set all wires to the max (min) cost layers Loop Loop –Set –Query Oracle(x) –Update U or L accordingly and repeat the process Runs in loglogM time where M=U/L Runs in loglogM time where M=U/L The (1+ ɛ ) approximation runs in time The (1+ ɛ ) approximation runs in time Oracle (x) Run a logarithmic scale binary search Set upper bound U and lower bound L of W*

17 Experiments Experiment Setup Experiment Setup –500 buffered netlists –Compare between PTAS and dynamic programming (DP)

18 Cost Ratio Compared to DP Approximation Ratio ɛ Cost Ratio

19 Speedup Compared to DP Approximation Ratio ɛ Speedup

20 Observations Compare PTAS with DP Compare PTAS with DP –Larger approximation ratio larger speedup and worse solution quality (i.e., worse actual approximation ratio) –As expected from theory

21 Conclusion Propose a provably good (1+ ɛ ) approximation for timing constrained minimum cost layer assignment running in time Propose a provably good (1+ ɛ ) approximation for timing constrained minimum cost layer assignment running in time –2x speedup in experiments –Few percent additional wire as guaranteed theoretically Future work Future work –Make oracle run faster, i.e., faster DP –Reduce time for performing binary search style oracle queries since current PTAS depends on the ratio between upper and lower bounds of cost

22 Thanks