Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Roadmap Problems Algorithms.

Slides:



Advertisements
Similar presentations
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
Advertisements

Chapter 3 Digital Logic Structures
Digital Logical Structures
Chapter 3 Digital Logic Structures
Logical Design.
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
Chapter 4 Gates and Circuits.
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
Major Numeric Data Types Unsigned Integers Signed Integers Alphanumeric Data – ASCII & UNICODE Floating Point Numbers.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Wael Qassas/AABU 3-2.
Faculty of Computer Science © 2006 CMPUT 229 Digital Logic From Switches to Memories.
Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 81 Today’s class Digital Logic.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
Computer ArchitectureFall 2008 © August 20 th, Introduction to Computer Architecture Lecture 2 – Digital Logic Design.
Computer Science 210 s1 Computer Systems Semester 1 Lecture Notes James Goodman (revised by Robert Sheehan) Credits: Slides prepared by Gregory.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.
Lecture 3. Boolean Algebra, Logic Gates Prof. Sin-Min Lee Department of Computer Science 2x.
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
Chapter 4 Gates and Circuits. 4–2 Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors.
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
CS 210.  How do we represent data in a computer? ◦ Easy to recognize two conditions:  1. Presence of a voltage – we’ll call this state “1”  2. Absence.
1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures.
Introduction to Computing Systems from bits & gates to C & beyond Chapter 3 Digital Logic Structures Transistors Logic gates & Boolean logic Combinational.
CS 1308 – Computer Literacy and the Internet. It’s Not Magic  The goal of the next series of lectures is to show you exactly how a computer works. 
Chapter 4 Gates and Circuits. Integrated Circuits aka CHIPS What’s in this thing???? 4–2.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Introduction to Computing Systems from bits & gates to C & beyond Chapter 3 Digital Logic Structures Transistors Logic gates & Boolean logic Combinational.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Basic Logic Gates.
Digital Logic. 4 Why is 32-bit or 64-bit significant in terms of speed, efficiency? 4 Difference between OR and XOR 4 What is a mux for? PLA 4 Two kinds.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Combinational vs.
Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
Digital Logic Structures MOS transistors logic gates functional units of a computer.
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
4. Electrons and electronics 4.5 Digital electronics.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
ES 244: Digital Logic Design Chapter 4 Chapter 4: Combinational Logic Uchechukwu Ofoegbu Temple University.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
Chapter 3 Digital Logic Structures
PART 3 Digital Logic 1.Logic Gates 2.Logic Circuits 3.Memory 4.Sequential Circuits 5.LC-3 Data Path.
Introduction to Computer Engineering CS/ECE 252, Spring 2012 Prof. Karu Sankaralingam Computer Sciences Department University of Wisconsin – Madison.
Instructor:Po-Yu Kuo 教師:郭柏佑
CS 1308 – Computer Literacy and the Internet Building the CPU.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Introduction to Computer Engineering CS/ECE 252, Fall 2007 Prof. David A. Wood Computer Sciences Department University of Wisconsin – Madison.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Complex Combinational Logic Blocks ECE/CS 252, Fall 2010 Prof.
Instructor : Po-Yu Kuo 教師:郭柏佑 Ch. 3 Digital Logic Structures EL 1009 計算機概論 ( 電子一 B) Introduction to Computer Science.
Introduction to Computing Systems and Programming Digital Logic Structures.
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
Chapter 3 Digital Logic Structures
CMPUT Computer Organization and Architecture I1 CMPUT229 - Fall 2002 Topic 2: Digital Logic Structure José Nelson Amaral.
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
Latches, Flip Flops, and Memory ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin – Madison.
Digital Logic Structures. Transistor: The Digital Building Block Microprocessors contain LOTS of transistors –Intel Pentium 4 (2000): 48 million –IBM.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
Instructor:Po-Yu Kuo 教師:郭柏佑
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Instructor:Po-Yu Kuo 教師:郭柏佑
Introduction to Computer Engineering
Digital Signals Digital Signals have two basic states:
Introduction to Computer Engineering
Digital Logic Structures Logic gates & Boolean logic
Chapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures An Hong 2016 Fall
Instructor:Po-Yu Kuo 教師:郭柏佑
Presentation transcript:

Digital Logic Structures

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Roadmap Problems Algorithms Language Machine (ISA) Architecture Microarchitecture Logic Circuits Devices

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-3 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium II: 7 million Compaq Alpha 21264: 15 million Intel Pentium III: 28 million Logically, each transistor acts as a switch Combined to implement logic functions AND, OR, NOT Combined to build higher-level structures Adder, multiplexor, decoder, register, … Combined to build processor LC-2

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-4 Simple Switch Circuit Switch open: No current through circuit Light is off V out is +2.9V Switch closed: Short circuit across switch Current flows Light is on V out is 0V Switch-based circuits can easily represent two states: on/off, open/closed, voltage/no voltage.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-5 N-type MOS Transistor MOS = Metal Oxide Semiconductor two types: N-type and P-type N-type when Gate has positive voltage, short circuit between #1 and #2 (switch closed) when Gate has zero voltage, open circuit between #1 and #2 (switch open) Gate = 1 Gate = 0 Terminal #2 must be connected to GND (0V).

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-6 P-type MOS Transistor P-type is complementary to N-type when Gate has positive voltage, open circuit between #1 and #2 (switch open) when Gate has zero voltage, short circuit between #1 and #2 (switch closed) Gate = 1 Gate = 0 Terminal #1 must be connected to +2.9V.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-7 Logic Gates Use switch behavior of MOS transistors to implement logical functions: AND, OR, NOT. Digital symbols: recall that we assign a range of analog voltages to each digital (logic) symbol assignment of voltage ranges depends on electrical properties of transistors being used  typical values for "1": +5V, +3.3V, +2.9V  from now on we'll use +2.9V

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-8 CMOS Circuit Complementary MOS Uses both N-type and P-type MOS transistors P-type  Attached to + voltage  Pulls output voltage UP when input is zero N-type  Attached to GND  Pulls output voltage DOWN when input is one For all inputs, make sure that output is either connected to GND or to +, but not both!

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-9 Inverter (NOT Gate) InOut 0 V2.9 V 0 V InOut Truth table

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display NOR Gate ABC Note: Serial structure on top, parallel on bottom.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display OR Gate Add inverter to NOR. ABC

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display NAND Gate (AND-NOT) ABC Note: Parallel structure on top, serial on bottom.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display AND Gate Add inverter to NAND. ABC

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Basic Logic Gates

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display More than 2 Inputs? AND/OR can take any number of inputs. AND = 1 if all inputs are 1. OR = 1 if any input is 1. Similar for NAND/NOR. Can implement with multiple two-input gates, or with single CMOS circuit.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Practice Implement a 3-input NOR gate with CMOS.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Decoder n inputs, 2 n outputs exactly one output is 1 for each possible input pattern 2-bit decoder

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Multiplexer (MUX) n-bit selector and 2 n inputs, one output output equals one of the inputs, depending on selector 4-to-1 MUX

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Full Adder Add two bits and carry-in, produce one-bit sum and carry-out. ABC in SC out

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Four-bit Adder

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display On-Chip Memory: Static RAM 6-Transistor SRAM Cell bit word (row select) bit word 10 01

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display RAM :Transistor Memory Cell (DRAM) Single transistor Density is better than SRAM Slower Call D-RAM (Dynamic RAM) Refresh- do a periodic read to every cell row select bit

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Classical DRAM Organization (square) rowdecoderrowdecoder row address Column Selector & I/O Circuits Column Address data RAM Cell Array word (row) select bit (data) lines Row and Column Address together: Select 1 bit a time Each intersection represents a 1-T DRAM Cell