Providing QoS with Virtual Private Machines Kyle J. Nesbit, James Laudon, and James E. Smith.

Slides:



Advertisements
Similar presentations
Processes and Threads Chapter 3 and 4 Operating Systems: Internals and Design Principles, 6/E William Stallings Patricia Roy Manatee Community College,
Advertisements

Virtual Hierarchies to Support Server Consolidation Michael Marty and Mark Hill University of Wisconsin - Madison.
System-level Trade-off of Networks-on-Chip Architecture Choices Network-on-Chip System-on-Chip Group, CSE-IMM, DTU.
Lecture 6: Multicore Systems
Making Cellular Networks Scalable and Flexible Li Erran Li Bell Labs, Alcatel-Lucent Joint work with collaborators at university of Michigan, Princeton,
Parallelism-Aware Batch Scheduling Enhancing both Performance and Fairness of Shared DRAM Systems Onur Mutlu and Thomas Moscibroda Computer Architecture.
CS 5204 – Operating Systems 1 Scheduler Activations.
Thread-Level Transactional Memory Decoupling Interface and Implementation UW Computer Architecture Affiliates Conference Kevin Moore October 21, 2004.
Background Computer System Architectures Computer System Software.
Dr. Alexandra Fedorova August 2007 Introduction to Systems Research at SFU.
CoreGRID Workpackage 5 Virtual Institute on Grid Information and Monitoring Services Authorizing Grid Resource Access and Consumption Erik Elmroth, Michał.
Why static is bad! Hadoop Pregel MPI Shared cluster Today: static partitioningWant dynamic sharing.
Computer Science Deadline Fair Scheduling: Bridging the Theory and Practice of Proportionate-Fair Scheduling in Multiprocessor Servers Abhishek Chandra.
1 Virtual Private Caches ISCA’07 Kyle J. Nesbit, James Laudon, James E. Smith Presenter: Yan Li.
Multiprocessors ELEC 6200: Computer Architecture and Design Instructor : Agrawal Name: Nam.
How Multi-threading can increase on-chip parallelism
1 Lecture 10: ILP Innovations Today: ILP innovations and SMT (Section 3.5)
Parallel Application Memory Scheduling Eiman Ebrahimi * Rustam Miftakhutdinov *, Chris Fallin ‡ Chang Joo Lee * +, Jose Joao * Onur Mutlu ‡, Yale N. Patt.
1 © 1999 Citrix Systems Inc Java on Nemesis Tim Harris.
By- Jaideep Moses, Ravi Iyer , Ramesh Illikkal and
Presented by : Ran Koretzki. Basic Introduction What are VM’s ? What is migration ? What is Live migration ?
A Scalable, Cache-Based Queue Management Subsystem for Network Processors Sailesh Kumar, Patrick Crowley Dept. of Computer Science and Engineering.
Introduction to Symmetric Multiprocessors Süha TUNA Bilişim Enstitüsü UHeM Yaz Çalıştayı
Chapter 18 Multicore Computers
MULTICORE RESOURCE MANAGEMENT By Kyle J Nesbit, James E. Smith – University of Wisconsin, Miquel Moreto– Polytechnic University of Catalonia, Francisco.
Computer System Architectures Computer System Software
1 Process States (1) Possible process states –running –blocked –ready Transitions between states shown.
Cooperative Caching for Chip Multiprocessors Jichuan Chang Guri Sohi University of Wisconsin-Madison ISCA-33, June 2006.
Cloud Computing Energy efficient cloud computing Keke Chen.
StimulusCache: Boosting Performance of Chip Multiprocessors with Excess Cache Hyunjin Lee Sangyeun Cho Bruce R. Childers Dept. of Computer Science University.
Multi-core architectures. Single-core computer Single-core CPU chip.
Multi-Core Architectures
Multicore Resource Management 謝政宏. 2 Outline Background Virtual Private Machines  Spatial Component  Temporal Component  Minimum and Maximum.
1 Fair Queuing Memory Systems Kyle Nesbit, Nidhi Aggarwal, Jim Laudon *, and Jim Smith University of Wisconsin – Madison Department of Electrical and Computer.
A performance evaluation approach openModeller: A Framework for species distribution Modelling.
Xen (Virtual Machine Monitor) Operating systems laboratory Esmail asyabi- April 2015.
Computers Operating System Essentials. Operating Systems PROGRAM HARDWARE OPERATING SYSTEM.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Job scheduling algorithm based on Berger model in cloud environment Advances in Engineering Software (2011) Baomin Xu,Chunyan Zhao,Enzhao Hua,Bin Hu 2013/1/251.
OPERATING SYSTEM SUPPORT DISTRIBUTED SYSTEMS CHAPTER 6 Lawrence Heyman July 8, 2002.
Design and Implementation of a Generic Resource-Sharing Virtual-Time Dispatcher Tal Ben-Nun Scl. Eng & CS Hebrew University Yoav Etsion CS Dept Barcelona.
VGreen: A System for Energy Efficient Manager in Virtualized Environments G. Dhiman, G Marchetti, T Rosing ISLPED 2009.
Heracles: Improving Resource Efficiency at Scale ISCA’15 Stanford University Google, Inc.
Computer Architecture: Multithreading (I) Prof. Onur Mutlu Carnegie Mellon University.
Parallelism-Aware Batch Scheduling Enhancing both Performance and Fairness of Shared DRAM Systems Onur Mutlu and Thomas Moscibroda Computer Architecture.
Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,
Technical Reading Report Virtual Power: Coordinated Power Management in Virtualized Enterprise Environment Paper by: Ripal Nathuji & Karsten Schwan from.
Martin Kruliš by Martin Kruliš (v1.1)1.
CS4315A. Berrached:CMS:UHD1 Introduction to Operating Systems Chapter 1.
Tessellation: Space-Time Partitioning in a Manycore Client OS 林鼎原 Department of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Computer Structure 2015 – Intel ® Core TM μArch 1 Computer Structure Multi-Threading Lihu Rappoport and Adi Yoaz.
Major OS Components CS 416: Operating Systems Design, Spring 2001 Department of Computer Science Rutgers University
Background Computer System Architectures Computer System Software.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 April 28, 2005 Session 29.
Introduction Goal: connecting multiple computers to get higher performance – Multiprocessors – Scalability, availability, power efficiency Job-level (process-level)
ECE 692 Power-Aware Computer Systems Final Review Prof. Xiaorui Wang.
BDTS and Its Evaluation on IGTMD link C. Chen, S. Soudan, M. Pasin, B. Chen, D. Divakaran, P. Primet CC-IN2P3, LIP ENS-Lyon
Simultaneous Multithreading CMPE 511 BOĞAZİÇİ UNIVERSITY.
Niagara: A 32-Way Multithreaded Sparc Processor Kongetira, Aingaran, Olukotun Presentation by: Mohamed Abuobaida Mohamed For COE502 : Parallel Processing.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
Is Virtualization ready for End-to-End Application Performance?
Computer Structure Multi-Threading
Virtual Private Servers – Types of Virtualization platforms Virtual Private ServersVirtual Private Servers, popularly known as VPS is considered one of.
Computer Architecture: Multithreading (I)
Some challenges in heterogeneous multi-core systems
Simultaneous Multithreading in Superscalar Processors
Multithreaded Programming
Presented by Neha Agrawal
High Performance Computing
EE 4xx: Computer Architecture and Performance Programming
Presentation transcript:

Providing QoS with Virtual Private Machines Kyle J. Nesbit, James Laudon, and James E. Smith

Motivation for QoS Multithreaded Chips  Resource sharing  Higher utilization E.g., Niagara  Inter-thread interference Applications  Soft real-time applications Cell-phones and game consoles  Fine-grain parallel applications Scheduling and synchronization  Server consolidation Hosting services

QoS Objectives Isolation Priority Fairness Performance Objectives are combined  E.g., Isolation and performance

QoS Framework Separation of Objectives, Policies, Mechanisms  Well structured solutions Main Memory (Capacity M) Memory Controller Proc. 1 L1 Cache Interconnect Proc. 2 L1 Cache Proc. 3 L1 Cache Proc. 4 L1 Cache L2 Cache (Capacity C) Bandwidth K Bandwidth L Local Policy Mechanisms Local Policy Local Policy Global Policy Objectives

Local Policy Resource-Directed Isolation Allocations – Minimum Service Allocated Consumed Priority Vector – Relative Service Unallocated or Unused Fairness Multiple Definitions? Higher Priority Consumed Same Priority Unused Service Work Conserving Policies

Global Policy Virtual Private Machines Main Memory Memory Cntl. L2 Cache (Capacity.5C) Proc. 1 L1 Cache VPM 1 Main Memory Memory Cntl. L2 Cache (Capacity.1C) Proc. 2 L1 Cache VPM 2 BW.5L BW.1L Main Memory Memory Cntl. L2 Cache (Capacity.1C) Proc. 3 L1 Cache VPM 3 Main Memory Memory Cntl. L2 Cache (Capacity.1C) Proc. 4 L1 Cache VPM 4 BW.1L BW.5K BW.1K Real-Time Thread Background Thread Background Thread Background Thread Priority = 0 Fairness Policy Priority = 3

Global Policy Performance-Directed Global optimization problem  Use local policies to control resources  Optimize one bottleneck and the bottleneck appears somewhere else Performance-directed policies need to fit into the VPM policy  E.g., optimize aggregate performance within a priority level

Status Completed  Secondary cache [ISCA ’07] and SDRAM memory system mechanisms [Micro ‘06] Bandwidth mechanisms Cache capacity mechanisms Ongoing and Future Work  Multithreaded Processors  Work conserving cache capacity policy  Priority policy  Aggregate performance policy

Conclusion Objectives: Isolation, Priority, Fairness, Performance Implementation: Separation of policies and mechanisms Abstraction: Virtual Private Machines  Composable global policies that coexist on a per application basis

Questions and Comments Do Virtual Private Machines meet all of the requirements of software controlled micro- architecture resource management?