High Density Interconnect (WBS 1.4.3) Extension Cables (WBS 1.4.4) Douglas Fields University of New Mexico Douglas Fields, FVTX DOE Review November 17,

Slides:



Advertisements
Similar presentations
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
Advertisements

Thomas Jefferson National Accelerator Facility Page 1 CAM WBS STATUS WBS – Hall B STATUS September, 2012 L. Elouadrhiri.
The MAD chip: 4 channel preamplifier + discriminator.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
26 September 2000 High Voltage Plates and Capacitors Jack Fowler.
Construction and Status of the Origami Module Prototype C. Irmler HEPHY Vienna.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
1 Module and stave interconnect Rev. sept. 29/08.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
FVTX Wedge Assembly WBS to David Winter Columbia University FVTX Wedge Manager.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
November 16, 2001 C. Newsom BTeV Pixel Modeling, Prototyping and Testing C. Newsom University of Iowa.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
Columbia University IN THE CITY OF NEW YORK ROC3' / preproduction ROC Design Status E.J. Mannel StriPixel Review October 1, 2008.
FVTX Review, November 16th, FVTX Mechanical Status : Walter Sondheim - LANL Mechanical Project Engineer; VTX & FVTX.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
1 FVTX Detector Assembly Stephen Pate New Mexico State University (FVTX Assembly Management WBS 1.7) Stephen Pate, NMSU – FVTX Review – 17-Nov-2010.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
03/12/07 Jon S Kapustinsky LANL Jon S Kapustinsky, LANL Forward Vertex Detector Collaboration Meeting UNM, March 12, 2007 Outline: FVTX Overall Description.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
The Inclusive (Measurement ) FVTX aka iFVTX sponsored by LANL-DR in FY ‘06-08 FPIX Chip Module/Hybrid Testcard Pixel Plane Assembly/Integration.
ATLAS PIXEL SYSTEM OVERVIEW M. Gilchriese Lawrence Berkeley National Laboratory March 11, 1999.
PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.
FVTX Review, November 17th, FVTX Mechanical Status: WBS 1.6 Walter Sondheim - LANL Mechanical Project Engineer; VTX & FVTX.
Low Mass Rui de Oliveira (CERN) July
FVTX Wedge Assembly WBS , , , , , David Winter Columbia University FVTX Wedge Manager.
MFT WG5: ladder disk and global assembly Stéphane BOUVIER & Sébastian HERLANT MFT WG7: Mechanics and Thermal studies Jean-Michel BUHOUR & Emili SCHIBLER.
1 Decoupling Capacitors Requirements Intel - Microprocessor power levels in the past have increased exponentially, which has led to increased complexity.
L0 Module Testing and Analog Cable What we built so far: –No.3 First prototype with SVX4 (L1 hybrid) –No.4 with irradiated sensor –No.5 Installed on the.
1 FVTX Monthly/Quarterly Report January 2009 Cost Summary Schedule Summary Current technical status of each WBS item.
FVTX Wedge Assembly WBS to David Winter Columbia University FVTX Wedge Manager.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
Douglas Fields, fVTX HDI Technical Review October 23, 2009 High Density Interconnect WBS Douglas Fields University of New Mexico 1.
March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.
Origami and PA design 6 February 2012 Christian Irmler (HEPHY Vienna) 1 Common SVD-PXD Meeting.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
1 FVTX Quarterly/Monthly Report July 2008 Melynda Brooks, Dave Lee.
Andrei Nomerotski 1 Flex Status & AID A.Nomerotski, 18 June 2010.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
“Instrumentation on rapidly rotating aero-engine parts” Transducer Tempcon 1-3 July 1980 at Wembly Conference Centre, London. Paul Howard Riley.
Printed Circuit Board Design
Markus Friedl (HEPHY Vienna)
Meeting on Services and Power Supplies
Some proposals on HV circuits realization for segmented straw detector
Flex Status A.Nomerotski, 4 May 2010.
SALTRO16 activities in Lund
Presentation transcript:

High Density Interconnect (WBS 1.4.3) Extension Cables (WBS 1.4.4) Douglas Fields University of New Mexico Douglas Fields, FVTX DOE Review November 17,

Talk Outline Production Overview –HDI Design Q/A Bending Production Issues & Solutions –Extension cables Design Q/A Production Issues & Solutions Summary Technical, Cost, and Schedule Douglas Fields, FVTX DOE Review November 17,

FVTX Production HDI Wedge Assembly High Density Interconnect (HDI) – polyimide flex cable to supply bias to sensor and power to FPHX chips, and transfer clock and data to and from the chips to the read-out electronics –~320μm thick –7 copper planes, 6 Kapton films –Thickness/Rad length < HDI trace count 2 R/O lines x LVDS pair x 26 chips Ω impedance 4 Download and Reset lines 4100 Ω impedance 2 Clocks/side x LVDS pair 8100 Ω impedance 1 Calibration line/side 250 Ω impedance 118 Traces are 40 microns wide with 100 micron spacing Douglas Fields, FVTX DOE Review November 17, 2010 Backplane HDI Sensor FPHX Chips Thermal Mounts 3

FVTX Production HDI Stackup Douglas Fields, FVTX DOE Review November 17, 2010 Laser- drilled 70 micron through vias 4

FVTX Production HDI Layer Thickness and Radiation Thickness Radiation lengths (cm) ofcopper:1.43kapton: 28.6epoxy: Layers: #of layers fraction of layersR_LProductionImp target Ref plane (layer) top covercoat copper SE2 kapton epoxy copper kapton epoxy copper DIFF2,4 kapton copper epoxy kapton copper DIFF2,4 epoxy kapton copper epoxy kapton copper SE6 bottom covercoat Total thickness (  m) of HDI: (Total thickness)/(Radiation length): Douglas Fields, FVTX DOE Review November 17,

FVTX Production HDI Layout Sensor Connectors FPHXs Bias Douglas Fields, FVTX DOE Review November 17, 2010 Holes for out-gassing designed in 6

FVTX HDI Production Design Douglas Fields, FVTX DOE Review November 17,

Layer 1 Vias to internal and bottom layers Calibration line Sensor bias Ground planes under FPHX Sensor bias Calibration FVTX Production HDI Layout Douglas Fields, FVTX DOE Review November 17,

Layer 3 Read-out LVDS lines (partial) Layers 2, 4, and 6 are ground planes FVTX Production HDI Layout Douglas Fields, FVTX DOE Review November 17,

Layer 5 Clocks and control Remaining read-out LVDS FVTX Production HDI Layout Douglas Fields, FVTX DOE Review November 17,

Layer 7 Filtering and termination, passive components FVTX Production HDI Layout Douglas Fields, FVTX DOE Review November 17,

Sensor HDI ground plane FPHX R/O chips Noise canceling digital supply loops Bypass cap to sensor backplane Noise canceling input signal loops FVTX HDI Production Power Filtering Douglas Fields, FVTX DOE Review November 17,

FVTX Production HDI Realization Small wedge HDI production completed Oct modules fully assembled and tested 118 sensors available 1 wedge (with sensor) that doesn’t allow bias Large wedge production (of first articles) completed in June modules fully assembled and tested Douglas Fields, FVTX DOE Review November 17,

FVTX Production HDI Testing HDIs are tested at UNM before being sent to SiDet for assembly. Connected to test read-out with FPGA. Signals are sent down every read-out pad for each FPHX separately. FPGA programmed to look for appropriate patterns for each chip. Also tested each termination resistor, and leakage current from bias. Two HDIs (1 large and 1 small) found with broken traces and returned to Dyconex for replacement. A couple of HDIs that wouldn’t connect. Will add placement measurement of connectors to large HDI Q/A. Douglas Fields, FVTX DOE Review November 17,

FVTX Production HDI Calibration and Data Taking with Source See D. Winter’s talk next… Douglas Fields, FVTX DOE Review November 17,

Heat the HDI at 100 C for 4-5 min. Let it cool down to room temperature. Over-bend the HDI to smaller radius. 3.5mm instead of 4.0mm Two module were tested before and after bending. No damage was done to the module due to heating. Cartridge Heaters 1/8’’ x 1.5’’ FVTX Production HDI HDI Bending Jig and Heating System 16 Douglas Fields, FVTX DOE Review November 17, 2010 Thermocouples Dual-Zone Controller

FVTX Production HDI Production Issues Bending, even after over-bending, still relaxes somewhat. We have built a jig to keep the HDIs with 90 degree bend. This seems to help. We don’t believe that this is a major issue. It takes very little force to return to 90 degrees. (IMHO) overlapping HDIs on a single half disk can be restrained together to keep them both at 90 degrees. 17 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production HDI Production Issues Hirose connector disconnect/connect failures. Dual 100-pin Hirose connectors failed to mate and had sufficient un-mating force to pull off connectors from surface mounts bonds. Pull-off only occurred on hard PC interconnect boards. Q/A spacing to check for mis-alignment. Designed connector puller to keep connectors parallel during un- mating. 18 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production HDI Production Issues Small HDI calibration left-side line fault On small HDI production lot, several of the HDIs (all of which passed initial Q/A), failed to send calibration signal down one side. Isolated the fail point to under stiffener. Dyconex believes it understands the failure. The area under the stiffener had no coverlay (to make a better bond to the stiffener), but this means that that area had a nickel/gold plating (used for wire-bond pads). Nickel/gold plating is brittle and cracks can propagate to the copper underneath. For small HDIs (already made), we will solder a wire to replace this broken trace. Production large HDIs will have no plating in this region. See D. Winter’s talk for more information. 19 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production HDI Production Issues THE major issue: Production lot of large HDIs failed electrical tests. History: Dyconex produced prototype large HDIs successfully with 70 micron laser-drilled through vias. Dyconex produced first items (25) large HDIs with production design with 70 micron laser-drilled through vias. Dyconex produced complete production order of small HDIs (150) with 70 micron laser-drilled through vias. Dyconex produced prototype order of long extension cables with 70 micron laser-drilled through vias. So, it came as a surprise to hear that the failed lot of large HDIs had problems with the plating of the through vias… Jon Kapustinsky travelled back to Dyconex (Swizerland) to discuss issues. We held several phone conferences to discuss the issue and solutions. 20 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production HDI Production Issues 21 Douglas Fields, FVTX DOE Review November 17, 2010 Micro-sections of vias with problems:

FVTX Production HDI Production Issues 22 Douglas Fields, FVTX DOE Review November 17, 2010 Dyconex suggested that the safest (for schedule) way to proceed was to move to 100 micron mechanically-drilled through vias. Larger pads, and accept 25% breakout (industry standard). Because of this, in some places on internal layers, there was only 40 microns between pads and adjacent traces. This was the reason it wasn’t designed that way. However, Dyconex believed that this wasn’t a concern. The large HDI production restarted with the new via features.

FVTX Production HDI Production Issues 23 Douglas Fields, FVTX DOE Review November 17, 2010 Successful mechanical drilling run:

FVTX Production HDI Production Issues 24 Douglas Fields, FVTX DOE Review November 17, 2010 Successful 40 micron etch:

FVTX Production Extension Cables Design Sixteen different mechanical outlines needed for the extension cables But, netlist the same (for all large, small). Stackup and most parameters the same as HDIs. 25 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production Extension Cables Prototypes 30 Prototypes delivered Tested Wedge+Extension cable at clock frequencies of 9.1, 9.4 and 11MHz Noise measurements also checked. 1M pulses with no loss. Clock output good. 26 Douglas Fields, FVTX DOE Review November 17, 2010

FVTX Production Extension Cables Prototypes 27 Douglas Fields, FVTX DOE Review November 17, 2010 Calibration on small wedge with extension cable.

FVTX Production Extension Cables Prototypes 28 Douglas Fields, FVTX DOE Review November 17, 2010 Clock out check with extension cable.

Summary Prototype design (WBS ), procurement (WBS ), testing (WBS ), and re-design (WBS ), is complete. All small HDIs delivered and assembled. (WBS ) Large HDIs had issue with production, but are now on a new delivery schedule for Dec. ‘10. (WBS ) Extension cable design complete. (WBS ) Prototype extension cable delivered (WBS ) and tested (WBS ). Extension cables now also out for production. (WBS ) 45 – 50 work days for manufacture, - Feb. 11 delivery. Douglas Fields, FVTX DOE Review November 17,

Backups Douglas Fields, FVTX DOE Review November 17,

All components except connectors, and bias and power filter caps on back side. All components delivered to MSE. FVTX Production HDI Components CAPACITOR, SMD 0201, 6.3V X5R 0.1u ECJ-ZEB0J104K % $ CAPACITOR, SMD 0805, 200V NP0 470p 08052A471JAT2A % $ CAPACITOR, SM TANTALUM, u TCP0G106M8R % $ RESISTOR, 1/20W 1% 0201 SMD, 100 OHM100CRCW RFKED % $ RESISTOR, 1/16W 1% 0603 SMD, 49.9 OHM49.9CRCW060349R9FKEA % $20.53 RESISTOR, 1/20W 1% 0201 SMD, 0.0 OHM0.0CRCW Z0ED % $1, RESISTOR, 1/20W 1% 0201 SMD, 40.2 K40.2 KCRCW020140K2FKED % $ RESISTOR, 1/8W 5% 0805 SMD, 1M1MCRCW08051M00JNEA % $16.24 RESISTOR, 1/8W 5% 0805 SMD, 0.0 OHM0.0CRCW Z0EA % $16.24 PLUG, COAXIAL HV H.FL-R-SMT % $ PLUG, B-TO-B, 0.4MM, 60 PIN DF18C-60DP-0.4V %$1, PLUG, B-TO-B, 0.4MM, 100 PIN DF18C-100DP-0.4V %$3, $9, Douglas Fields, FVTX DOE Review November 17,