Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.

Slides:



Advertisements
Similar presentations
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Advertisements

Penn ESE534 Spring Mehta & DeHon 1 ESE534 Computer Organization Day 6: February 12, 2014 Energy, Power, Reliability.
Copyright Agrawal & Srivaths, 2007 Low-Power Design and Test, Lecture 2 1 Low-Power Design and Test Dynamic and Static Power in CMOS Vishwani D. Agrawal.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
8/22/06 and 8/24/06 ELEC / Lecture 2 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5270/6270) Power.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 7: January 31, 2007 Energy and Power.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
Lecture 7: Power.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.
Gheorghe M. Ştefan
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 12, 2014 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2012 Memory Periphery.
1 Power Dissipation in CMOS Two Components contribute to the power dissipation: »Static Power Dissipation –Leakage current –Sub-threshold current »Dynamic.
Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2011 Memory Core.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.
Caltech CS184 Winter DeHon 1 CS184: Computer Architecture (Structure and Organization) Day 7: January 21, 2005 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 24, 2014 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Basics of Energy & Power Dissipation
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 19: March 28, 2012 Minimizing Energy.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2012 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.
Day 18: October 17, 2012 Energy and Power Optimization
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Day 15: October 14, 2011 Inverter Performance
Day 16: September 15, 2010 Energy and Power
Day 16: October 7, 2013 Inverter Performance
Day 17: October 18, 2010 (Energy) Ratioed Logic
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 17: October 8, 2014 Performance: Gates
Day 14: October 8, 2010 Performance
Day 17: October 9, 2013 Performance: Gates
Day 16: October 12, 2012 Performance: Gates
Day 16: October 17, 2011 Performance: Gates
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power Optimization

Previously Three components of power –Static –Short circuit –Capacitive switching P tot = P static + P sc + P dyn Penn ESE370 Fall DeHon 2

Static Penn ESE370 Fall DeHon 33 CMOS circuit in steady-state –Leaks subthreshold current determined by off device –P static = V dd × I static

Switching (Charging) Penn ESE370 Fall DeHon 44 CMOS circuit switching output from 0  1 –Spends energy CV dd 2 charging load

Switching (Short Circuit) P=IV When: Vin=Vdd/2 Vth<Vin<Vdd-|Vthp| Penn ESE370 Fall DeHon 5

Today Power Sources –Static –Short Circuit –Capacitive Switching Reducing Switching Energy Energy-Delay tradeoffs (time permit) Penn ESE370 Fall DeHon 6

Switching Quick Review Penn ESE370 Fall DeHon 7

Switching Currents I switch (t) = I sc (t) + I dyn (t) I(t) = I static (t)+I switch (t) Penn ESE370 Fall DeHon 8 I sc I static I dyn

Charging I dyn (t) –I ds = f(V ds,V gs ) –and V gs, V ds changing Penn ESE370 Fall DeHon 9

Look at Energy [focus on I dyn (t)] Penn ESE370 Fall DeHon 10

Energy to Switch Penn ESE370 Fall DeHon 11

Capacitor Charge Penn ESE370 Fall DeHon 12

Capacitor Charging Energy Penn ESE370 Fall DeHon 13

Switching Power Every time output switches 0  1 pay: –E = CV 2 P dyn = (# 0  1 trans) × CV 2 / time # 0  1 trans = ½ # of transitions P dyn = (# trans) × ½CV 2 / time Penn ESE370 Fall DeHon 14

Short Circuit Power Penn ESE370 Fall DeHon 15

Preclass 1 Current flow during switching? Penn ESE370 Fall DeHon 16

Short Circuit Power Between V TN and V dd -V TP –Both N and P devices conducting Roughly: Penn ESE370 Fall DeHon 17

Peak Current Penn ESE370 Fall DeHon 18 I peak around V dd /2 –If |V TN |=|V TP | and sized equal rise/fall

Short-Circuit Energy Penn ESE370 Fall DeHon 19

Short-Circuit Energy Penn ESE370 Fall DeHon 20

Short Circuit Energy Looks like a capacitance –Q=I×t –Q=CV Penn ESE370 Fall DeHon 21

Short Circuit Energy and Power Every time switch –Also dissipate short-circuit energy: E = CV 2 –Different C = C sc –C cs “fake” capacitance (for accounting) Largely same dependence as charging Penn ESE370 Fall DeHon 22

Switching Energy Penn ESE370 Fall DeHon 23

Reminder Output switches 0  1 charge output from Vdd Output switches 1  0 discharge output to ground – no current from Vdd Penn ESE370 Fall DeHon 24

Data Dependent Activity Consider an 8b counter –How often do each of the following switch? Low bit? High bit? –Average switching across all 8 output bits? Assuming random inputs –Activity at output of nand4? –Activity at output of xor4? Penn ESE370 Fall DeHon 25

Gate Output Switching (random inputs) Penn ESE370 Fall DeHon 26 Prev. Next 0 1

Charging Power P dyn = (# trans) × ½CV 2 / time Often like to think about switching frequency Useful to consider per clock cycle –Frequency f = 1/clock-period P dyn = (#trans/clock) ½CV 2 f Penn ESE370 Fall DeHon 27

Switching Power P dyn = (#trans/clock) ½CV 2 f Let a = activity factor a = average #tran/clock P dyn = a½CV 2 f P sc = aC sc V 2 f Penn ESE370 Fall DeHon 28

Total Power P tot = P static + P sc + P dyn P dyn + P sc = a(½C load +C sc )V 2 f P tot ≈ a(½C load +C sc )V 2 f+VI ’ s (W/L)e -Vt/(nkT/q) Penn ESE370 Fall DeHon 29

Dynamic Power Penn ESE370 Fall DeHon 30

Reduce Dynamic Power? P dyn = a × ½CV 2 f How do we reduce dynamic power? Penn ESE370 Fall DeHon 31

Slow Down What happens to power contributions as reduce clock frequency? What suggest about V th ? Penn ESE370 Fall DeHon 32

Reduce V What happens as reduce V? –Delay? –Energy? Static Switching Penn ESE370 Fall DeHon 33

Penn ESE370 Fall DeHon 34 Old Reduce V (no vsat)   gd =Q/I=(CV)/I  I d =(  C OX /2)(W/L)(V gs -V TH ) 2   gd impact?   gd α 1/V

Saturation Observe Ignoring leakage Penn ESE370 Fall DeHon 35

Penn ESE370 Fall DeHon 36 Reduce V (velocity saturation)   gd =Q/I=(CV)/I  I ds =( sat C OX )(W)(V gs -V TH -V DSAT /2)

Reduce Short-Circuit Power? P sc = aC sc V 2 f Penn ESE370 Fall DeHon 37

Energy vs. Power? Which do we care about? –Battery operated devices? –Desktops? –Pay for energy by kW-Hr? Penn ESE370 Fall DeHon 38

Increase V th ? What is impact of increasing threshold on –Delay? –Leakage? Penn ESE370 Fall DeHon 39

Penn ESE370 Fall DeHon 40 Increase V th   gd =Q/I=(CV)/I  I ds =( sat C OX )(W)(V gs -V TH -V DSAT /2)

Idea Short circuit energy looks like more capacitance for switching energy Tradeoff –Speed –Switching energy –Leakage energy Energy-Delay tradeoff: E  2 ? E  Penn ESE370 Fall DeHon 41

Admin HW6 Due tomorrow Project 1 out –Milestone piece due in one week –Full Report in two weeks –That means you need to be starting on it now…and working on it all next week Read assignment today Lecture Friday Penn ESE370 Fall DeHon 42