Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? Assuming 9x9 cm Silicon Wafers: 4 wafers on an 18x18cm.

Slides:



Advertisements
Similar presentations
Maurice Goodrick & Bart Hommels, University of Cambridge WP2.2 - Study of data paths on ECAL Slab Paths between VFE Chips and the FE Chip : Clock and Control.
Advertisements

2x2 module & stave layouts. 2 options “Small chip” “Big chip” Boundary between “small” and “big” is determined by the 6” sensor wafer layout that must.
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL DIF: Issues & Solutions Readout Architecture.
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
Status Update on Mechanical Prototype in Rome November 6,
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Making the interconnections between the Slab component PCBs (“ASUs”) is.
AMS-02 tracker mechanics status of assembly and integration Inner tracker integration completion: - Assembly and cabling - Temperature and magnetic field.
David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.

(Printed Circuit Board) Presented By S.Muthumari
Stave core assembly Stephanie Yang WP4 face to face meeting, Lancaster University 20 Feb 2014.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
S Temple CLRC1 End-cap Mechanics FDR Cooling Structures Steve Temple, RAL 1 November 2001.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Mickael Frotin– 07/06/2009 Demonstrator - Assembly ECAL meeting - London.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
ATLAS Upgrade ID Barrel: Services around ‘outer cylinder’ TJF updated According to the drawing ‘Preparation outer cylinder volume reservation’
FEV Boards status N. Seguin-Moreau on behalf of
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Mechanical Status of EUDET Module Marc Anduze – 05/04/07.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
Silicon /pcb assembly R Thompson, J Freestone LAL 3 June 08.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Hybrid panel heated plate study Currently the curing of the ASIC glue for the hybrid panels are done at room temperature. This is a study to determine.
1 Outer Barrel, Phase 2 Mech Review 26 Aug 2013, indico: Antti Onnela, CERN Tracker Phase 2 Mechanics Review, 26 August 2013 Status of the Outer.
Stave Hybrid/Module Status. Modules Stave Module Building 2 Mechanical Chip Gluings Mechanical Wirebonding Electrical Chip Gluings Electrical Wirebondings.
David Bailey Gluing. Silicon /pcb assembly Previously Using Sony Robot and precision dispenser Have established acceptable glue dot parameters Dot electrical.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
David Bailey, Manchester. Themes  Hardware MAPS DAQ Glue/Mechanics  Physics Ongoing studies Eagerly anticipated results and upcoming conferences  Future.
G.Barber Mice Tracker Mechanical Progress Tracker Mechanical Progress Contents:- Station Space Frame Station Layout Light Guide Map Connectors Patch.
CALICE SiW EcalAboud Falou/ LAL-Orsay Detector SLAB Integration EUDET Prototype Slab cross section, thickness budget Space Frame Ladder {Step.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
Mathias Reinecke AHCAL Main Meeting Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Marc Anduze – CALICE Meeting – KOBE 10/05/07 Mechanical R&D for Technological EUDET ECAL Prototype.
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.
Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.
21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Ladder Assembly - Conceptual design of jigs -
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
Thoughts about PS module assembly Ulrich Heintz, Meenakshi Narain, Bill Patterson, Eric Spencer, Juan Trenado Brown University, Providence 4/16/2015Heintz,
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
EUDET Extended SC SiW Ecal 1 SiW Ecal EUDET Module - General Schedule - Development of Different Components - (Towards) a working prototype Roman.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Maurice Goodrick & Bart Hommels, University of Cambridge Guide ● ODR-LDA-DIF-SLAB ● Multitude of Signals ● Multi-Purpose ECAL DIF Model for Lab & Testbeam.
EUDET HCAL prototype; mechanics Felix Sefkow Work by K.Gadow, K.Kschioneck CALIC collaboration meeting Daegu, Korea, February 20, 2009.
ATLAS pixel module assembly flow
CALICE DAQ Developments
Service channels between Tracker and PP1
Hybrid Pixel R&D and Interconnect Technologies
ob-fpc: Flexible printed circuits for the alice tracker
Test Slab Status CALICE ECAL test slab: what is it all about?
ECAL SLAB Interconnect by FFC: Intro
Equipment for Assembly – UK Experiences
ECAL Electronics Status
Vereinfachung der CBM TRD Elektronik
Presentation transcript:

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? Assuming 9x9 cm Silicon Wafers: 4 wafers on an 18x18cm ASU

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? Where the VFEs go: Assume 81 channel VFEs:

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? How to read them out – single path or in 4 rows Per ASU: L ~ 720mm, C ~ 72pFPer ASU: L ~ 180mm, C ~ 18pF Per Slab of 9 ASUs: L ~ 6.5m, C ~ 650pF Per Slab of 9 ASUs: L ~ 1.6m, C ~ 160pF Do these look BIG ?? - we’ll look at that later Single path4 rows

Maurice Goodrick & Bart Hommels, University of Cambridge How much difference will this make? ECAL SLAB Interconnect – Why Multi-Rows? Read-Out Rates and Power # Rows R-O Rate/Row R-O Power/Row R-O Power Total Trace Length (Mb/s) (mW) (mW) (m) The power savings may not be important compared to the power budget of a complete Slab But achieving data rates of several Mbits/sec over complex traces of several metres length will be difficult  or impossible 

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect The existing plan is to use conductive adhesive to make these interconnections. … but: ● power pads need to be large – say 3 pads of 1cm width ● only 3 signal pads per cm ● gives 45 pads for signals – this is barely enough for a 2 row scheme – and there are good reasons to favour a 4 row solution ● will large pads upset signal transmission properties? ● will the connections deteriorate with time? ● will the mechanical joint be good enough? ● if the joint is not to be mechanical, is the rigidity a problem? ● the lap joint with clean pads on the step will make PCB more expensive (unless already needed on ASU) ● re-work will be difficult

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: Bridge Component We have been looking at alternative forms of interconnect. The most interesting is the use of “Bridge” component. This could be a short Kapton-backed Flat Flexible Cable (FFC-Bridge), or a short thin PCB-Bridge. The Bridge would be soldered onto pads on the ASU (/DIF/Term) PCB

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: Bridge use Alternatively, the step can be kept, and the Bridge will add no extra height If the overall thickness of the ASU were reduced by ~50um, connections could be on the top of the ASU – avoiding the need for a step at the edge FFC-Bridge ASU FFC-Bridge ASU

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: PCB-Bridge The PCB-Bridge option also provides a mechanical connection. PCB-Bridge ASU

Maurice Goodrick & Bart Hommels, University of Cambridge SLAB Interconnect: Mechanical connection FFC Glue ASU Good mechanical joint … but hard to rework  A glued, stepped joint could also be used ….

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – using Bridges

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – ASU/PCB-Bridge Exploded View X10 Hor, x50 Vert Cross-sectional view

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: PCB-Bridge Detail

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: PCB-Bridge Detail

Maurice Goodrick & Bart Hommels, University of Cambridge SLAB Interconnect – Bridge Advantages ● Provides copious connections (4 x 30 fit) ● plenty for Power Planes ● would allow 4 or more row VFE connections ● Solder joints well proven electrically ● Signal transmission likely to be less compromised ● Rework possible ● FFC makes mechanical joint independent ● PCB-Bridge gives reasonable mechanical joint too ● Could still use glued lap joint, but using stronger and more reliable non-conductive adhesives ● Other mechanical joints possible

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Bridge Issues How to solder: ● Hot-Bar Soldering (Thermode) is usual technique ● Laser Soldering ● IR soldering Force may be needed: ● Clearly a major issue when Si wafers on ASUs ● Hot-Bar soldering typically uses ~50N (10 lbf) ● Laser and IR need far less force – if any ● Vacuum chuck is a possible solution – but designing one to fit in Slab assembly procedure will not be easy Laser Soldering not widely used, and will need expensive equipment So … concentrate on IR at this stage ??

Maurice Goodrick & Bart Hommels, University of Cambridge SLAB Interconnect – Panel of PCB-Bridges 1) The panel has 6 variants (A-F) to explore the options 2) They are in columns of 4 of the same variety 3) The horizontal scribe lines allow the bridges within a vertical column to be separated: or they can be kept as a group of 4 4) Some variants are double-sided (pads top and bottom) 5) Some also have vias to improve heat conduction 6) To provide a joint with a more visible fillet of solder, one variant has plated thru vias on the edge: the slots should slice through these to give a plated half- cylinder

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Bridge Test PCB Exploded View X10 Vert This PCB allows long structures to be built The long differential traces will not only check the continuity and shorts, but allow signal integrity to be investigated. ● Prey and Aggressor pairs with variety of spacings ● 2 “twisted pair” schemes to check reduction of cross talk We already have a PCB with many footprints to explore bonding techniques and parameters Track details more visible on next slide

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Test PCB Tracks 5 Diff Pairs: Centre is PREY pair Next are AGRESSORS Outer pairs set BOUNDARY condx Trace twists on AGRESSOR pairs Trace twists on PREY and BOUNDARY pairs

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: Conclusions ● Bridges offer major advantages : ● Remove major bottleneck in number of connections ● Promise greater reliability ● Rework likely to be easier ● There are issues that need to be tackled: ● Bonding force is the most serious ● IR or Laser Soldering will minimise this ● Vacuum chuck (or other) offer a solution ● Phase 1 project looks promising: ● Cost less than £3000 (within WP2.2 ??) ● Good candidate companies and contacts

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Spare Slides Follow

Maurice Goodrick & Bart Hommels, University of Cambridge DIF ASU[0]ASU[6] Term 34 plus power at the last count ECAL SLAB Interconnect 6 or 7 ASUs on each side of a SLAB 7 or 8 interconnections - each of many ways Multiple rows make sense - But each extra row needs >= 8 extra signals !!

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect by FFC: Intro The use of a short FFC (Flat Flexible Cable) to make the interconnections between the Slab component PCBs looks a promising way ahead. The following slides discuss: ● The general interconnect problem ● The way in which FFCs could be used ● The initial design work ● The investigations and assessment work needed ● A programme for the work ● Some initial costing

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect DAQ Architecture - Overall view ODR LDA SLABDIFSLABDIFSLABDIFSLABDIFSLABDIFSLABDIF LDA ~150 VFE ASICs on each side of SLAB

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect DIF – ASU – ASU -,,,- Terminator 6 or 7 ASUs on each side of a SLAB 7 or 8 interconnections - each of many ways Termination of LVDS lines & loop back R/O Token DIF ASU[0]ASU[6] Term ?? Integrate on all ASUs as option

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Interconnections 6 or 7 ASUs on each side of a SLAB 7 or 8 interconnections - each of many ways 34 plus power at the last count DIF ASU[0]ASU[6] Term

Maurice Goodrick & Bart Hommels, University of Cambridge How much difference will this make? ECAL SLAB Interconnect – Why Multi-Rows? Multi Row is aesthetically much more pleasing - but what material advantages does it offer? Clock and Control Lines: LVDS, controlled impedance ● length of each C&C trace reduced below 1/N ROWS: ● less signal degradation ● far cleaner routing – no need for stubs Read-Out Lines: low voltage swing CMOS ● data load is shared between the rows, so lower rate needed ● length (and hence capacitance) of each R-O trace reduced below 1/N ROWS ● power for R/O reduced in same ratio

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – PCB Footprint

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – FFC Detail Optional Pre-form to reduce inter-ASU forces Alignment notches

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: Assembly Sequence 1. Attach FFCs on input edge of ASUs (leave other edge footprints empty) 2. Build ASU, testing with temporary connections to FFCs (ZIF connector or using custom jig) 3. Assemble Slab from ASUs, Terminator and DIF, soldering free ends of FFCs to neighbouring PCB Much more difficult once wafers added!! Alternatively (and now preferred): 1. Build ASU, testing with temporary connections to FFCs using custom jig 2. Assemble Slab from ASUs, Terminator and DIF, adding FFCs to join neighbouring PCBs

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB: FFC Programme Phase 1 1. Sample FFC tests using FFC-Test PCB a. Have samples from Axon Cables b. PCB design started 2. Get custom FFC 3. Hot-Bar soldering trials: a. Oxford have machine we an use for trials b. Unitek-Miyachi (Derby) will do half day of tests f.o.c., would then charge £650/day – preferred route? c. Custom Thermode tool: £ Laser Soldering: a. Group at Univ. of Hull working on this – in contact b. equipment likely to be expensive 5. IR: may turn out simplest – but unproven!! a. Kapton pretty transparent at IR b. Cambridge HEP have IR rework station that may be adequate for this stage. Upgrade planned.

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB: FFC Programme Phase 2 Phase 2 would aim to refine and equip for EUDET Prototype Assembly: 1. Re-iterate FFC design 2. Close collaboration with mechanical design and SLAB production 3. Establish what equipment/ service provider 4. Handling techniques and production jigs a. Considerable tooling effort, e.g. vacuum chuck for Hot- Bar work 5. Rework techniques: a. IR rework station ? b. Pad levelling c. Rework of any mechanical joints 6. Connnection Jig design and production for ASU testing

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB: FFC Programme Phase 1 Costs Cost of FFC Programme Phase 1 1. FFC-Test PCB: £ Custom FFC run: £350 - £550 for ~200 pieces 3. Hot-Bar soldering trials at Unitek (including custom Thermode tool): allow £ Laser Soldering: no indication as yet as to whether Hull would charge to carry out investigation. 5. IR: no major costs foreseen – a bit for tooling ?