Outer Tracker meeting NIKEF 27 July 2004 1 Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.

Slides:

Advertisements

Similar presentations

FE electronic box Construction of end piece OT module Electronic components Mechanics Cooling.

Advertisements

1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.

TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.

04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

Outer Tracker Electronics ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ chambercounting room ~100m Ulrich Uwer University of Heidelberg LHCb Electronics.

Outer Tracker Electronics ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ chambercounting room ~100m Ulrich Uwer University of Heidelberg LHCC Review.

Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.

LHCb optical link meeting June Dirk Wiedner Emcore vs. Agilent RX modules Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.

Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.

LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

FE Electronics - Overview ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ counting room ~100m FE Electronics on the detector GOL Electronics Service.

1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.

Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.

1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.

The LHCb Outer Tracker Front End, what does it look like and what is the status Talk for the LHCb Electronics Working Group /TS A Collaboration.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

TTCrx Issues M.Matveev Rice University December 17, 2009.

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.

TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

LHCb front-end electronics and its interface to the DAQ.

HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.

TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.

ESS Timing System Prototype 2012 Miha Reščič, ICS

FE electronic box Construction of end piece OT module Electronic components Mechanics Cooling.

Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

Integration and commissioning of the Pile-Up VETO.

Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.

SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.

LECC 2004, BostonA. Vollhardt, Universität Zürich/Switzerland1 LHCb Silicon Tracker electronics: from R&D to preproduction.

D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.

May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.

Production and Testing of the LHCb Outer Tracker Front End Readout Electronics Eduard Simioni, NIKHEF On Behalf of the LHCb OT group NIKHEF, National Institut.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Trigger system for setup 2016 V. Rogov, V. Yurevich,D.Bogoslovski, S.Sergeev, O.Batenkov* LHEP JINR *V. G. Khlopin Radium Institute, St. Petersburg.

PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.

LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.

27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.

LHCb Outer Tracker Electronics 40MHz Upgrade

Work on Muon System TDR - in progress Word -> Latex ?

Development of T3Maps adapter boards

APV Readout Controllers DAQ

Status of the Beam Phase and Intensity Monitor for LHCb

ALICE Trigger Upgrade CTP and LTU PRR

Test Slab Status CALICE ECAL test slab: what is it all about?

Power pulsing of AFTER in magnetic field

Trigger system Marián Krivda (University of Birmingham)

Commodity Flash ADC-FPGA Based Electronics for an

NA61 - Single Computer DAQ !

BUCKEYE has internal shift register which controls calibration

Presentation transcript:

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität Heidelberg

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Progress since the electronics review ASDBLR used with Straw module + FE-box + OTIS 1.1 OTIS 1.0 and OTIS 1.1 tested in readout chain GOL-AUX modifications for preproduction under way FE-Box tested with optical link, on module tests started O-RxCard: readout tests, BERT, samples for preproduction ready TELL1 emulation used for data acquisition

Outer Tracker meeting NIKEF 27 July Dirk Wiedner ASDBLR System test with with full FE- box (OTIS 1.0): Coupling clock synch. Pulses into ASDBLR via delay System with ASDBLR on FE-box, OTIS 1.1 on test board Delayed Pulser signal in ASDBLR rel. Pulser signal on OTIS ns

Outer Tracker meeting NIKEF 27 July Dirk Wiedner ASDBLR noise Noise observed at 600 mV 3 fC threshold, bad grounding Data shows 12.5 ns „harmonics“ ASDBLR on Module OTIS 1.1 for fine time measurement 3 BX

Outer Tracker meeting NIKEF 27 July Dirk Wiedner OTIS OTIS 1.0 tested in full FE box OTIS 1.1 on test board Integrated non linearity good: max. 0.7 ns off ASDBLR thresholds within 8 mV of programmed level First data with cosmic set up taken

Outer Tracker meeting NIKEF 27 July Dirk Wiedner GOL-Aux Board First version works but needs modifications: QPLL locking range too small – better results for smaller board capacity? - TTCrq now in HD Monitor for QPLL/GOL + Clock sel. Termination for OTIS Data Passive distribution of TFC signals Negative power regulator demands tantalum or ceramic+series R Now SCSI2 50-pin for TFC LVDS I2C

Outer Tracker meeting NIKEF 27 July Dirk Wiedner O-RxCard O-RxCard fully tested BERT: error rate (one channel)< 2.6* Eye diagrams good Series termination examined 30 – 50 Ohm optimum Test with new Emcore receiver First 3 Preproduction samples Very good optical impression Fast turnaround 13 days for PCB 11 days for mounting

Outer Tracker meeting NIKEF 27 July Dirk Wiedner TELL1 emulation All data taking for tests now with STRATX PCI card High data throughput 115s for 1 million events TTL or LVDS transmission from O-RxCard (4 links) Text menu control ROOT diagrams 2 systems in use SHIPPO_STRATIX main menu Write Config Registers 2. Read Config Registers 4. Send Command 5. Write Events to File 6. Print Events on Screen 7. Read LED Status 8. Set Dummy Readout Event Rate 9. Access SHIPPO_STRATIX registers by name 10. Access SHIPPO_STRATIX memory and IO ranges 11. TURN non_zero mode ON 12. TURN reset, start & stop before reading OFF 13. TURN reset fifo while print on screen ON 99. Exit Enter option:

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Summary and outlook System tests for ASDBLR + OTIS + GOL + O-RxCard + PC Biggest drawback QPLL operation / locking range System tests with full readout plus Module has started Szintillator Trigger plus time reference works Preproduction for O-RxCard in good shape To do: GOL AUX board redesign Testing of LVDS I2C Testing of 4-12 optical link readout