MJS1 Computer Society SCC20 Hardware Interface Committee PAR Proposal: IEEE-P1505.2 Portable-Bench Top Universal Pin Map.

Slides:



Advertisements
Similar presentations
Mass InterConnect Solutions …creating order out of wiring chaos
Advertisements

MicroKernel Pattern Presented by Sahibzada Sami ud din Kashif Khurshid.
A a 9/03/2007 DoDs Common Test Interface (CTI) David Droste DRS Test and Energy Management Mike Stora System Interconnect Technologies.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Vendor Briefing May 26, 2006 AMI Overview & Communications TCM.
1 Rev /02 Modular Construction Dual/Redundant CPU/Power Supply Support TCP/IP Communication Protocol 4096 Camera by 512 Monitor Switching English.
1 Rev /02 Modular Construction Dual/Redundant CPU/Power Supply Support TCP/IP Communication Protocol 4096 Camera by 512 Monitor Switching English.
IT Essentials: PC Hardware and Software 1 Chapter 3 Assembling a Computer.
I have almost 20 years experience in the components and devices used in industrial control, instrumentation and automation applications. Before I came.
Chapter 22 All About SCSI.
Azad Madni Professor Director, SAE Program Viterbi School of Engineering Platform-based Engineering: Rapid, Risk-mitigated Development.
Chapter 13 Embedded Systems
Using Architecture Frameworks
1 25\10\2010 Unit-V Connecting LANs Unit – 5 Connecting DevicesConnecting Devices Backbone NetworksBackbone Networks Virtual LANsVirtual LANs.
Module – 7 network-attached storage (NAS)
International Scientific & Technical Conference
All content in this presentation is protected – © 2008 American Power Conversion Corporation Symmetra ® LX – redundant UPS High performance, redundant.
Windows XP Migration Jumpstart Offering Offering Datasheet The Challenges With less than one year until the end of support for Windows XP, customer are.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
LAN Wiring & Physical Interfaces Lecture 6. Network Interfaces Every device has some form of a network interfaces. A PC has a Network Interface Card (NIC).
1 Chapter Overview CD-ROM and DVD Drives Advanced Hard Disk Drives SCSI Drives.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
Computer Network: It is group of interconnected computers and devices which are sharing the same communication infrastructure and communication protocols.
NETWORK Topologies An Introduction.
1999 Cabletron Systems. Wireless Networking RoamAbout Introduction to Wireless Networking Overview of the Wireless functionality Applications for Wireless.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
OPC – OLE for PROCESS CONTROL By: Mugdha More. Swagata Bhaumik.
IMPROUVEMENT OF COMPUTER NETWORKS SECURITY BY USING FAULT TOLERANT CLUSTERS Prof. S ERB AUREL Ph. D. Prof. PATRICIU VICTOR-VALERIU Ph. D. Military Technical.
PRIMEX Aerospace Company Page 1 Connecting Online Inflight A Passenger’s Perspective.
1 W. Owen – ISECON 2003 – San Diego Designing Labs for Network Courses William Owen Michael Black School of Computer & Information Sciences University.
VEX Parts – Batteries, Logic, and Controls
Flexible, Modular Interlocking Systems for a modern railway network
Panel Three - Small Businesses: Sustaining and Growing a Market Presence Open Interfaces and Market Penetration Protecting Intellectual Innovation and.
1 Quick Disconnect Power Distribution. 2 Power Distribution Methods Hardwiring o Traditional method for providing power to machines and devices o Difficult.
Into the Future with Portable AT March 2, 2007 Overview of Expansion Chassis Technology.
 AUTOMATION  PLC  SCADA  INSTRUMENTATION  DRIVES & MOTORS.
TitleIEEE Standard for Mostly RESTful Orchestration Interface Protocol (mREST) for Orchestrating Software-Controlled Assets via Web Services ScopeThe mREST.
Siposs Arnold Konrad Computer Networks Coordonator: Mr. Dr. Z. Pólkowski.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
NETWORKING COMPONENTS Buddy Steele Assignment 3, Part 1 CECS-5460: Summer 2014.
Summary - Part 2 - Objectives The purpose of this basic IP technology training is to explain video over IP network. This training describes how video can.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
Chiller control system Lukasz Zwalinski – PH/DT.
1 Recommendations Now that 40 GbE has been adopted as part of the 802.3ba Task Force, there is a need to consider inter-switch links applications at 40.
NETWORKING & SYSTEM UPDATES
New product introduction:
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
PXI-Based Hybrid Test Systems Nick Hickford UK Sales Manager, Pickering Interfaces
COMPUTER NETWORKS CS610 Lecture-11 Hammad Khalid Khan.
© Aeroflex Ltd 2013 The copyright in this document is the property of Aeroflex Ltd and is supplied on the express terms that it is treated as confidential.
1 Acquisition Automation – Challenges and Pitfalls Breakout Session # E11 Name: Jim Hargrove and Allen Edgar Date: Tuesday, July 31, 2012 Time: 2:30 pm-3:45.
PC COMPONENTS. System Unit Cases This is the cabinet that holds the main components of a computer. It includes a plastic front panel for aesthetic purpose.
1 Implementing a Virtualized Dynamic Data Center Solution Jim Sweeney, Principal Solutions Architect, GTSI.
Lecture 2 unit 1.
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
ControlLogix Portfolio
Avaya VA Line-interactive UPS
Let the IMPS program help you with your obsolescence!
Approaches to Network Communications
Direct Attached Storage and Introduction to SCSI
Efficient mitigation of RFI at radio astronomy observatories
Components of a Frame Relay Network
Universal Serial Bus (USB)
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
MEMS 8x8 Fiber Optical Switch
MEMS 12x12 Fiber Optical Switch
DeviceNet Communication Solution for Discrete Devices
MEMS 48x48 Fiber Optical Switch
Presentation transcript:

MJS1 Computer Society SCC20 Hardware Interface Committee PAR Proposal: IEEE-P Portable-Bench Top Universal Pin Map

MJS2 Computer Society SCC20 Hardware Interface Committee Proposition… 5.4 Purpose of Proposed Standard: To provide a standardized portable-bench top I/O pin map to enable the interoperability of compliant interface fixtures (also known as interface test adapters, interface devices, or interconnection devices) on multiple ATE systems. utilizing IEEE 1505 Receiver-Fixture Interface (RFI) framework in scalable universal configurations. 5.5 Need for the Project: There is no current standard (formal or defacto) standard that defines a scalable universal pin map for portable and bench top test systems utilizing IEEE The universal approach is required to support greater pin independence and versatility in how we interface test system resources to the Unit-Under-Test (UUT). Users of ATE Systems also need for greater transparency in migrating test program set software and adapter/fixture hardware between test systems. This project will mitigate these difficulties by applying a scalable universal pin map specification, which will permit the pin map to be extended and/or reconfigured through means of automated software driven test system tools. This project will serve to realign differing wiring points into a functional signal path relationship. 5.6 Stakeholders for the Standard: Primary stakeholders are commercial, military and aerospace owners of portable and bench top ATE Systems.

MJS3 Computer Society SCC20 Hardware Interface Committee Review of Existing Options… Current solutions: a. Primarily represents commercial test interfaces with random connectors and configurations, that are typically dedicated to custom design and applications having discrete signal performance, or where test interfaces are supplied. b.Typical test I/O interfaces have no established standards beyond low-end connector/contact level, nor do they easily migrate or interoperate between testers.

MJS4 Computer Society SCC20 Hardware Interface Committee Current Front Panel Portable ATE Connector Schemes Single/multi-port Manual Interface Connectors BNC, SMA, Banana Plugs, DIN Connector, and D-Sub Custom Manual Interface Connectors Circular Connectors ARINC/Cannon-like Block Connectors ZIF (Zero Insertion Force) Connectors Cable Quick Connect – Disconnect Interface Connectors MacPanel/Virginia Panel/Hypertronics/Tyco/Cannon Block – Cable Interfaces Multi-slot Interfaces Connectors MacPanel/Virginia Panel/TTI/SIT Panel Interfaces

MJS5 Computer Society SCC20 Hardware Interface Committee Current Portable/Bench Top Interface Requirements Scalable Reconfigurable Standard Multi-port Mixed Signal Signal Power Coax/Triax Fiber-Optic Pneumatic Source Independence High Reliability Low Cost Lightweight Universal Switching

MJS6 Computer Society SCC20 Hardware Interface Committee Recommended Portable/Bench Top Interface/Connector Requirements Open Interface Framework Standard IEEE 1505 Receiver Fixture Interface Open Interface Connector Standard IEEE 1505 Receiver Fixture Interface D-Sub and DIN Connector Standard Scalable Open Switch Interface Standard Rear Mount Interface of Switch Capability to Mixed Pin Connector Direct Couple to Mixed Pin Connector to Instrument/Switch Module Open Mixed Pin Connector IEEE 1505 With Characteristic Requirements Supporting: Signal Performance: 2GHz bandwidth-2A current; 25K cycle life Power Performance: 23A current capacity; 25K cycle life Coax Performance - 18GHz, 50 Ohm, 10K cycle life

MJS7 Computer Society SCC20 Hardware Interface Committee Recommended Portable/Bench Top Electrical Interface Universal Switch Requirements Switch System Goals: –- Tester per pin - Scalable - Reconfigurable – Upgradeable Switching Distribution Levels/Implementation Structure Methods: –Resource/Carrier Module; isolates instrument from passive interconnect structure/mainframe panel; –Intermediate/Switch Module (I/SM); supports tree/matrix switching designs from passive interconnects structure/mainframe panel; –Passive Interconnect/Mainframe Panel with embedded matrix switching; supports embedded switch designs in mainframe panel for cross connect support; –Receiver/Plug-in Switch Card; supports tree/matrix switching designs to/from passive interconnect structure/mainframe panel and receiver interface I/O; –Other; supports custom tree/matrix switching designs to/from passive interconnect structure, or fixture mounted extensions. Scalable Switch Node Characteristics; –Tree Structure: 1x2, 1x4, 1x8, 1x16, and 1x32; –Matrix Structure: 4x4, 8x8, 16x16, 32x32, and 64x64

MJS8 Computer Society SCC20 Hardware Interface Committee Recommended Portable/Bench Top Electrical Interface Universal Switch Requirements Application of Matrix and Tree Switching Interconnected Serves To Provide an Universal I/O Pin Map Configuration. Universal I/O Pin Map Support Provides Access to Any Interconnected Instrument at Any Respective Signal/Power/Coax Pin Contact of the Interface

MJS9 Computer Society SCC20 Hardware Interface Committee Portable/Bench Top Universal Interface Standard Apply IEEE 1505 Framework That is Open, Scalable, Lightweight and Low Cost with Minimum Four Slot Receiver, Which Supports 1,2,3, and 4 Slot Fixtures, That Can Be Scaled incrementally from 4 to 9, 15 slots. Apply IEEE 1505 Connector Standards That Are Open, Scalable, High Reliability/Cycle Life with Mixed Signal Scaled Integration/Configurability and Maintainable. –Signal performance: 2A/1GHz/25K+ cycle life/pin replaceable –Power performance: Size 16/23A/250V/25K+cycle life/pin replacble –Coax performance: 18GHz/10K+ cycle life/pin replaceable

MJS10 Computer Society SCC20 Hardware Interface Committee Portable/Bench Top Universal Interface Standard Downsized Minimum Mechanical Footprint - 4 Slot Receiver Mounted Vertically or Horizontal Flexibility Summary Pin Map: Signal pins Coax – 64 Power – 38 pins

MJS11 Computer Society SCC20 Hardware Interface Committee Portable/Bench Top Universal Interface Standard Downsized Scaled Mechanical Footprint - 9 Slot Receiver Mounted Vertically or Horizontal Flexibility Summary Pin Map: Signal pins Coax – 128 Power – 76 pins

MJS12 Computer Society SCC20 Hardware Interface Committee Portable/Bench Top Universal Interface Standard Downsized Scaled Mechanical Footprint - 14 Slot Receiver Mounted Vertically or Horizontal Flexibility Summary Pin Map: Signal pins Coax – 96 Power – 76 pins

MJS13 Computer Society SCC20 Hardware Interface Committee Summary… PAR Supports: …a downsized universal pin map is required for portable and bench top automatic test applications, as an alternative to custom – uncontrolled test interface implementations; …an open pin map standard that applies established IEEE-1505 Receiver Fixture Interface (RFI) mechanical/connector specifications and proven switch I/0 solutions tester-per-pin universal implementations, that provide integrators and users with an open standard to build on for their respective portable/bench top test applications; …an open universal reconfigurable pin map standard, which offers users greater inoperability, competitive product solutions, measurable performance, and reduced costs.