Frank Lehner U Zurich Characterization of inner layer sensors DØ Inner Layer Sensor Production Readiness Review FNAL, 8/8/2003 M. Demarteau, R. Demina,

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

HPK L1 teststructures HPK L1 half moon teststructure corresponding to main chips 6,7 Results on  Diode C-V  Coupling capacitors  polysilicon arrays.
Quality Assurance of Silicon Strip Detectors and Monitoring of Manufacturing Process Thomas Bergauer Institute f. High Energy Physics HEPHY, Vienna SiLC.
IAP-PAI 25/05/20051 CMS Si Rad. Hardness Introduction Damage in Si Neutron tests => Beam => Irrad. Setup.
Silicon Preshower for the CMS: BARC Participation
January 22, Run IIB Silicon workshop Purdue University Bortoletto Daniela, Bolla Gino, Canepa Anadi Hamamatsu testing I-V characteristics up to 1000V.
Belle-II Meeting Nov Nov Thomas Bergauer (HEPHY Vienna) Status of DSSD Sensors.
1 Generic Silicon Detector R&D Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
Probestation 1: 6“ (200mm * 300mm + 360° rotation + 15mm Z) QTC Instruments: HP4274A (LCR), K6517 (electrometer), HP6614C (voltage supply), K595 (quasistatic.
128 September, 2005 Silicon Sensor for the CMS Tracker The Silicon Sensors for the Inner Tracker of CMS CMS Tracker and it‘s Silicon Strip Sensors Radiation.
Lecture 11: MOS Transistor
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
Lecture 10: PN Junction & MOS Capacitors
DC Characterization of CCD-Based Detectors for Use in Multi-Chip Focal Plane Arrays SDW 2005 June 2005, R. PhilbrickBall Aerospace & Technologies Corp.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
March 17, 2003 Catania, Meeting ST - CMS CMS Sensor Quality Frank Hartmann – University of Karlsruhe 1 Summary of Sensor Quality Tests List of Problems.
Sensors for CDF RunIIb silicon upgrade LayerR min (cm)1 MeV eq-n cm * * * * * *10.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Sensor overview Ulrich Heintz Brown University, Providence, RI 6/18/2015U. Heintz - Sensor Overview 1.
St Malo, 13 th April 2002Václav Vrba, Institute of Physics, AS CR 1 Václav Vrba Institute of Physics, AS CR, Prague Silicon pad sensors for W-Si ECal.
RC chip Junji Tojo RIKEN VTX Meeting February 9 th, 2005.
Silicon pad detectors for LCCAL: characterisation and first results Antonio Bulgheroni University of Milan – Italy on behalf of LCCAL: Official INFN R&D.
Dahee Kim (Ewha womans university) for MPC-EX collaboration TEST OF MINI-PAD SILICON SENSOR FOR PHENIX MPC-EX.
Study of Behaviour of n-in-p Silicon Sensor Structures Before and After Irradiation Y. Unno, S. Mitsui, Y. Ikegami, S. Terada, K. Nakamura (KEK), O. Jinnouchi,
Full-size ATLAS Sensor Testing On behalf of the ATLAS R&D group Development of n-in-p Silicon Sensors for very high radiation environment Jan Bohm Institute.
Sergey Korjenevski KSU DØ Run2b Silicon meeting, Oct 10, Preliminary testing results of Elma and HPK sensors Sergey Korjenevski Kansas State University.
Quality Test of L1 sensors HPK 10 sensors –Tested all, 6 sent to Fermilab – Test structures, HPK 133 L00 CDF ELMA 9 sensors –Tested 6 of 9.
1 Marco Ferrero With Nicolo’ Cartiglia, Francesca Cenna, Fabio Ravera, Universita’ degli Studi di Torino & INFN.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
QA Workshop at CERN 3-4 November Hamamatsu silicon detectors for high energy physics experiments Kazuhisa Yamamura*, Shintaro Kamada.
Electrical characteristics of un-irradiated ATLAS07 mini strip sensors A.Chilingarov, Lancaster University ATLAS Tracker Upgrade UK Workshop Coseners House,
Thomas Jefferson National Accelerator Facility Page 1 SVT – Review January Sensors for the Silicon Vertex Tracker Amrit Yegneswaran.
Testing Site Qualification Purpose: –Perform detailed scans of the silicon microstrips to make sure they all work. –Check HPK. Candidates for Certification:
DOE Rev of Run IIb Sep 24-26, Silicon sensors procurement and quality assurance WBS Regina Demina Kansas State University Frank Lehner University.
Heavy ion irradiation on silicon strip sensors for GLAST & Radiation hardening of silicon strip sensors S.Yoshida, K.Yamanaka, T.Ohsugi, H.Masuda T.Mizuno,
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
Status of Hamamatsu Silicon Sensors K. Hara (Univ of Tsukuba) Delivery leakage current at 150V & 350V number of defect channels wafer thickness & full.
FVTX Sensors and FPHX Chips FVTX Collaboration Meeting at UNM, 07/15/2009 1Jon S. Kapustinsky7/15/2009.
Low Resistance Strip Sensors – RD50 Common Project – RD50/ CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
N. Zorzi Trento, Feb 28 – Mar 1, 2005 Workshop on p-type detectors Characterization of n-on-p devices fabricated at ITC-irst Nicola Zorzi ITC-irst - Trento.
CDF Japan Meeting, Dec 13-14, Run2b Silicon Detector - Overview K. Hara U of Tsukuba Project Status Sensor Prototype: Delivery Testing at U Tsukuba.
Update of CMS Process Quality Control Sensor Meeting, CMS TK Week, , CERN Florence Anna Macchiolo Carlo Civinini Mirko Brianzi Strasbourg Jean-Charles.
1 Device Simulations & Hardware Developments for CBM STS Sudeep Chatterji CBM Group GSI Helmholtz Centre for Heavy Ion Research CBM Collaboration Meeting,
p-on-n Strip Detectors: ATLAS & CMS
Joachim Erfle Summary of measurements after first irradiation of HPK samples 19 th RD50 Workshop November 2011 CERN Joachim.
1 J.M. Heuser − STS Development Microstrip detector GSI-CIS Johann M. Heuser, GSI Li Long, CIS CBM Collaboration Meeting, GSI, Update on.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
Dzero RunIIb Sensor PRR, August 8, Marcel Demarteau Slide 1 DØ Inner Layer Sensor Production Readiness Review August 08, 2003 M. Demarteau for the.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Paul Dolejschi Progress of Interstrip Measurements on DSSDs SVD.
Run Iib Workshop Dec 12-13, 2002 Silicon sensors procurement and quality assurance WBS Regina Demina Kansas State University.
Production Readiness Review of L0/L1 sensors for DØ Run IIb R. Demina, August, 2003 Irradiation studies of L1 sensors for DØ 2b Regina Demina University.
GLAST LAT ProjectMarch 24, B Tracker Peer Review, WBS GLAST Large Area Telescope: Tracker Subsystem WBS B: Silicon Strip Detector.
Lehman Review April 2000 D. Bortoletto 1 Forward Pixel Sensors Daniela Bortoletto Purdue University US CMS DOE/NSF Review April 12,2000 Progress.
Development of radiation hard Sensors & Cables for the CBM Silicon Tracking System Sudeep Chatterji On behalf of CBM-STS Collaboration GSI Helmholtz Centre.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
Paul Dolejschi Characterisation of DSSD interstrip parameters BELLE II SVD-PXD Meeting.
Studies on n and p-type MCz and FZ structures of the SMART Collaboration irradiated at fluences from 1.0 E+14 to 5.6E+15 p cm -2 RD50 Trento Workshop ITC-IRST.
Preparation for silicon sensor arrival sensor delivery schedule aggressive expect 130 L2-L5 sensors each in July and August sensor lot/batch will likely.
IH2655 Seminar January 26, 2016 Electrical Characterization,B. Gunnar Malm
ADC values Number of hits Silicon detectors1196  6.2 × 6.2 cm  4.2 × 6.2 cm  2.2 × 6.2 cm 2 52 sectors/modules896 ladders~100 r/o channels1.835.
QA Tests Tests for each sensor Tests for each strip Tests for structures Process stability tests Irradiation tests Bonding & Module assembly Si detectors1272.
Si Sensors for Additional Tracker
Rint Simulations & Comparison with Measurements
Pilot run – matrix measurements after first metal
Axel König, HEPHY Vienna
I. Rashevskaya on behalf of the Slim5 Collaboration, Trieste Group
Irradiation and annealing study of 3D p-type strip detectors
SuperB SVT Silicon Sensor Requirements
Presentation transcript:

Frank Lehner U Zurich Characterization of inner layer sensors DØ Inner Layer Sensor Production Readiness Review FNAL, 8/8/2003 M. Demarteau, R. Demina, S. Korjenevski, F. Lehner, R. Lipton, H.S. Mao, B. McCarthy, R. Smith

Frank Lehner U Zurich L0/L1 Sensor Layout  p+n single-sided on 6’’ wafer  AC coupling, polysilicon biased, single guard  Radiation hard u Layer 0: ~1.2· MeV n/cm 2 /fb -1  Readout strips  L0: 256 R/O strips w/ intermediate traces and 25  m pitch  L1: 384 R/O strips w/ intermediate traces and 29  m pitch

Frank Lehner U Zurich L0/L1 Sensor Specs  overview of sensor specifications SpecificationL0L1 Wafer 320±20  m,warp<50  m Depletion Voltage40< Udep<300 V Leakage Current<100nA/cm 2 Junction Breakdown>700V Implant width6m6m7m7m Aluminum resistance< 30  /cm Coupling Capacitance>10 pF/cm CC breakdown>100V Interstrip cap<1.2 pF/cm R Polysilicon0.8 ± 0.3 M  Active length (mm) Active width (mm) Cut length (mm) Cut width (mm) R/O (strip) pitch50 (25)58 (29) Defective strips<1%

Frank Lehner U Zurich HPK wafer layout for L0/L1  HPK 6’’-wafer layout u 4 sensors/wafers for L1 u 4 test structures on wafer u receive one “half moon” adjacent to long side of sensor u test structure used for evaluation and cross checks of electrical properties

Frank Lehner U Zurich HPK layer 1 production  Procurement strategy: u ordered only layer 1 prototypes for qualification u layer 0 very similar, but detailed drawings were not ready so early due to complicated layout w/ analog cable  10 prototypes for layer 1 ordered in April 2002, shipped to FNAL in Sept 2002 u extensively tested u 3 of them irradiated  3 more prototypes ordered in May 2003, shipped to FNAL in July 2003 u testing results included in PRR document/talk  rough estimate of “yield”, based on serial numbering ~54%, lower than for outer layer sensors (~70%)  HPK QA: 2 (out of 13) had one defect, 1 (out of 13) had two defects

Frank Lehner U Zurich Layer 1 – Testing Results  Outline: u test structure measurements s Coupling Capacitors and CC breakdown s Resistances s Strip capacitances s MOS flatband u layer 1 sensors s depletion voltages s Leakage currents s Capacitances s Resistances s defect channels

Frank Lehner U Zurich Layer 1 test structure – Coupling Capacitors  test structure for CC w/ exact same length than real strips  “real” capacitance value extracted at low frequency limit due to low-pass filter  115 pF or 14.8 pF/cm - within specs  CC breakdown ~220V  CC breakdown on “baby” detector >170V

Frank Lehner U Zurich Layer 1 test structure – implant and aluminum resistance  implant resistance u on two different test structures (e.g. N-LW20) u 130 K  /cm  Al resistance u meander like trace ~35  /cm u on “baby” detector ~22.1  /cm (within specs)

Frank Lehner U Zurich Layer 1 test structure – polysilicon resistance R_poly  measured on baby detector as well as on polysilicon resistor arrays  measurement on intermediate strips provide directly value for R_poly, R/O strips give R_poly+R_implant  R_poly: 0.7 ± 0.1 M 

Frank Lehner U Zurich Layer 1 test structure – strip capacitance  total (load) strip capacitance measured on baby detector (7 R/O strips over full length)  total (load) capacitance includes both neighbors and the backplane  important to understand since noise in preamp depends on capacitive load  determined to be 1.1 pF/cm at 1 MHz (the relevant frequency for SVX4)  capacitance value is constant already at a bias of 10 V

Frank Lehner U Zurich Layer 1 test structure – interstrip capacitance  largest contribution to total strip capacitance for fine pitch detectors is from R/O strip neighbors  measured on baby detector (at 1 MHz): u 0.39 pF/cm to one neighbor u 0.79 pF/cm to both neighbors  our spec calls for <1.2 pF/cm for both neighbors

Frank Lehner U Zurich Layer 1 test structure – MOS flatband  test structures have a 0.5 mm 2 pMOS (metal/oxide/silicon)  have measured the CV characteristics to determine the flatband  CV curve looks like expected for MOS-capacitors u large positive gate Voltage: accumulation region, majority carriers (n) accumulate under gate u negative gate voltage: inversion region, minority carriers invert the region at interface  transition happens at ~-2V (ideally at 0V)  fixed oxide charge shifts the flatband by  V=  Q/C =>  Q< /cm 2  small amount of oxide charge

Frank Lehner U Zurich Layer 1 silicon sensors  Measurements on all 13 L1 sensors u I-V u Leakage current stability over longer times u C-V u AC-scans u DC-scans u interstrip capacitances and resistances

Frank Lehner U Zurich Layer 1 silicon sensors – leakage currents  measured leakage current at probe sites  all sensors (except one) have less than 80nA at U=800V  sensors have very low current densities of ~0.5 nA/cm 2  no sensor showed breakdown  difference to HPK measurements less than 35nA  Nota bene: HPK uses 25±1ºC, we measure at 20±1ºC  T may cause up to 50% current change

Frank Lehner U Zurich Layer 1 silicon sensors – leakage current stability  setup at FNAL allows long term biasing of up to 7 ladders with current, temp & humidity monitoring  sensors kept for 96h at various N 2 flow rates at bias voltage of 300V  no runaway or long term drift is observed  currents drop in beginning follows dew point decrease  stability test will be part of QA program for sample of sensors

Frank Lehner U Zurich Layer 1 silicon sensors – depletion voltage  FDV from 1/C 2 vs bias  have used so far for L1 sensors “straight line” fits  HPK uses 2%-rule: u FDV is taken at the lowest voltage point where change in 1/C 2 is less than 2%  correlation between us and HPK  2% rule estimates FDV systematically ~20V higher  we will adopt 2% rule at our probing sites  also requested to HPK to send us “raw capacitance” values to cross check our results

Frank Lehner U Zurich Layer 1 silicon sensors – AC scan  We performed AC scans on all 13 L1 sensors u LCR frequency kHz u measure dielectric currents through capacitor up to 80V  dielectric currents < 100pA  in total found 4 pinholes and two opens out of 13 sensors

Frank Lehner U Zurich Layer 1 silicon sensors – DC scan  performed DC scan on strips  average leakage current/strip is 40pA  no leaky strips (>10nA) observed  use also DC scan to measure poly resistors u “intermediate” strips give value for R_poly u R/O strips give series of R_poly and R_implant u both values are consistent with test structure measurements  interstrip resistance on sensors evaluated – found to be O(G  )

Frank Lehner U Zurich Layer 1 silicon sensors – total strip capacitance  total (load) strip capacitance on L1 sensors  measured extensively on few sensors – all in agreement  total strip capacitance with respect to two neighbor R/O strips and to the backplane u at 1 MHz, the relevant capacitance is 1.1 pF/cm u in agreement to test structures u bias dependence s capacitance at certain frequency does not change above 20V bias  interstrip capacitance (to one neighbor) u determined to be 0.4 pF/cm u in agreement to test structures

Frank Lehner U Zurich Layer 1 silicon sensors – overview of sensor probing  we verified in AC & DC scans that 10 out of 13 sensors had no single strip defect  we confirmed the HPK findings of in total four bad strips on three sensors  in addition, we found two bad strips on one sensor defect rate is at the 1‰ level!

Frank Lehner U Zurich Layer 1 silicon sensors – mechanical measurements  measured all ten L1 sensors from Sept 2002 on optical metrology machine (OGP at FNAL)  verified mechanical dimensions of sensor to within 4 µm, cut edges extremely accurate  grid of 11 x 11 on sensor to determine flatness u average flatness for 10 sensors is 45 µm u maximum warp on sensor L1-3 is 48 µm u spec calls for 50 µm “on a best effort basis”, will reject sensors with flatness of more than 100 µm

Frank Lehner U Zurich Layer 2 silicon sensors – visual inspection  setup inspection station and trained technician to perform visual inspections on all new incoming sensors u check sensor edges and sides for chips/cracks u check pad cleanness u look for major scratches on sensor surface u inspection time: 20-25’ per sensor, guidelines for visual inspection exists u visual inspection important part of key test program  first results on ~25 scanned L2 sensors u chips s about 50% of sensors have small, and unproblematic chips at edges up to 30  m in size s very few (2-3) have chips extending about 50  m inward s one sensor so far found with extreme damage u scratches s only one major scratch s deeper scratch on traces will flag sensor for electrical (strip) tests

Frank Lehner U Zurich Layer 2 silicon sensors – visual inspection  cleanness: u sensors rather clean compared to Run IIa experience u several kinds of organic residue/photoresist on sensor u pads are clean and surface finish looks OK u few sensors have fiducials scratched  grading u developed criteria for grading from visual inspection: good, medium and poor u poor does not necessarily mean reject but increased attention in upcoming tests (electrical tests)

Frank Lehner U Zurich Layer 1 silicon sensors – summary  presented results on electrical testing on test structures and L1 silicon sensor  all important electrical parameters have been measured on both, test structures and sensors  all values are found to be consistent and in agreement with our specs  overall number of strip defects is extremely low: 1‰ (require: <1%)  good agreement between HPK and our results  mechanical results show excellent quality of cutting edge and low sensor warp  sensors are of exquisite quality in all aspects  Looking forward to probe them …