Sub-threshold Design of Ultra Low Power CMOS Circuits Students: Dmitry Vaysman Alexander Gertsman Supervisors: Prof. Natan Kopeika Prof. Orly Yadid-Pecht.

Slides:

Advertisements

Similar presentations

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Advertisements

Digital Integrated Circuits A Design Perspective

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Copyright Agrawal & Srivaths, 2007 Low-Power Design and Test, Lecture 2 1 Low-Power Design and Test Dynamic and Static Power in CMOS Vishwani D. Agrawal.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

9/01/05ELEC / Lecture 41 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

8/22/06 and 8/24/06 ELEC / Lecture 2 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5270/6270) Power.

Digital Integrated Circuits A Design Perspective

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Lecture 5 – Power Prof. Luke Theogarajan

Lecture 7: Power.

Digital Integrated Circuits A Design Perspective

Lecture 7: Power.

Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

The CMOS Inverter Slides adapted from:

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Free Powerpoint Templates Page 1 Free Powerpoint Templates Low Power VLSI Design Dr Elwin Chandra Monie RMK Engineering College.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.

Low-Power CMOS Logic Circuit Topic Review 1 Part I: Overview (Shaw) Part II: (Vincent) Low-Power Design Through Voltage Scaling Estimation and Optimization.

17 Sep 2002Embedded Seminar2 Outline The Big Picture Who’s got the Power? What’s in the bag of tricks?

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

CSE477 L01 Introduction.1Irwin&Vijay, PSU, 2002 ECE484 VLSI Digital Circuits Fall 2014 Lecture 01: Introduction Adapted from slides provided by Mary Jane.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

1 Power Dissipation in CMOS Two Components contribute to the power dissipation: »Static Power Dissipation –Leakage current –Sub-threshold current »Dynamic.

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Digital Integrated Circuits  Introduction: Issues in digital design  The CMOS inverter  Combinational logic structures  Sequential logic gates  Design.

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Digital Integrated Circuits A Design Perspective

Basics of Energy & Power Dissipation

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Digital Integrated Circuits A Design Perspective

Solid-State Devices & Circuits

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE5900 Advanced Algorithms for Robust VLSI CAD Dr. Shiyan Hu Office: EERC 731 Adapted.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

S!LK silk.kookmin.ac.kr Capstone Design Ⅰ 1. CMOS Inverter 2. SONOS Memory Dae Hwan Kim Jungmin Lee Seungguk Kim.

LOW POWER DESIGN METHODS

EE141 © Digital Integrated Circuits 2nd Introduction 1 Digital Integrated Circuits A Design Perspective Introduction Jan M. Rabaey Anantha Chandrakasan.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

Power-Optimal Pipelining in Deep Submicron Technology

Smruti R. Sarangi IIT Delhi

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Downsizing Semiconductor Device (MOSFET)

Low Power Design in VLSI

Transistors on lead microprocessors double every 2 years Moore’s Law in Microprocessors Transistors on lead microprocessors double every 2 years.

Downsizing Semiconductor Device (MOSFET)

Digital Integrated Circuits A Design Perspective

Lecture 7: Power.

Power and Heat Power Power dissipation in CMOS logic arises from the following sources: Dynamic power due to switching current from charging and discharging.

Lecture 7: Power.

Presentation transcript:

Sub-threshold Design of Ultra Low Power CMOS Circuits Students: Dmitry Vaysman Alexander Gertsman Supervisors: Prof. Natan Kopeika Prof. Orly Yadid-Pecht Alexander Belenky Annual Projects Conference July 2nd, 2008

2/7/2008 Alexander Gertsman Dmitry Vaysman 2 Motivation for Power Reduction in CMOS circuits Pentium® P Year Power Density (W/cm 2 ) Hot Plate Nuclear Reactor Rocket Nozzle Sun’s Surface Source: Intel Medical devices Micro sensors Portable electronics Low/Medium Performance Applications

2/7/2008 Alexander Gertsman Dmitry Vaysman 3 Some Trends – Vdd, V T, Energy/Operation Source: Sources: Mary Jane Irwin course, ITRS roadmap for semiconductors

2/7/2008 Alexander Gertsman Dmitry Vaysman 4 Some Trends – Subthreshold Leakage - Sub-threshold leakage power as a percentage of total power, and it is already approaching the practical limit of 50% - “When this leakage power is about 50% of total power, further supply voltage scaling does not make sense” (Intel, 2006) Sub-threshold leakage power Source: Sub-threshold leakage power as a percentage of total power Source:

2/7/2008 Alexander Gertsman Dmitry Vaysman 5 I5I5 I1I1 I2I2 I3I3 I4I4 I6I6 The most significant component of the I OFF is the Sub-Threshold current. V T =threshold voltage ζ = DIBL coefficient η = sub-threshold slope factor V th = thermal voltage Instead of fight it we use it! Transistor Leakages I 2 – Sub-threshold current. I 1 – pn junction Reverse I 3 – Tunneling into gate oxide I 4 – Hot carriers injection I 5 – Gate Induced Drain Leakage (GIDL) I 6 – Punchthrough

2/7/2008 Alexander Gertsman Dmitry Vaysman 6 Sub-threshold benefits - C L is the loading capacitance - f CLK is the clock frequency - α is the activity factor Reduce the switching component by 4 to 81 times!!! Reduce the I SC leading to “double reduction”: lower V DD and lower I SC Reduce leakage power by 2.5 to 9 times. - I SC Short circuit current Reducing V DD to a sub-threshold levels will: - I leak Leakage current In total it gives us a reduction of leakage power by 5 to 90 times!!! - P sw is the switching (dynamic) power consumption - P sc is the short-circuit consumption - P leak is the leakage power consumption

2/7/2008 Alexander Gertsman Dmitry Vaysman 7 Does subthreshold operation is the right way to go? VTC of CMOS 90nm Inverter Vdd [mV]Temp V IL [mV] V oH [mV] V IH [mV] V oL [mV] NML [mV] NMH [mV] Static Power consumption of CMOS 90nm Inverter Good noise margins

2/7/2008 Alexander Gertsman Dmitry Vaysman 8 Innovation -Operation of the MOS transistor in the sub-threshold region is something that most designers try to eliminate. -We want to employ the sub-threshold leakage and make our circuit work at this area. -Develop methodologies for sub-threshold logic circuits design. -Investigate the most appropriate logic style for operation in the sub- threshold regime.

2/7/2008 Alexander Gertsman Dmitry Vaysman 9 Simulation results -Ring oscillator Ring oscillator setup GateTransistor type VDD 200mV VDD 320mV VDD 1V Invertertyp4.4MHz58.7MHz7.7GHz hvtNR 7.7GHz lvt4.4MHz58.7MHz7.7GHz Oscillation frequencies Inverter based ring oscillator Total energy of ring oscillator

2/7/2008 Alexander Gertsman Dmitry Vaysman 10 Simulation results –Sequential Circuit Four stages 90nm shift register implemented in three different topologies. Basic FF circuits: Test Circuit

2/7/2008 Alexander Gertsman Dmitry Vaysman 11 Simulation results –Sequential Circuit Cont’ It Works!!! Time domain simulation result Average power consumption of SR Time domain simulation represents 200mV operation voltage and 500KHz Clk. Power dissipation of SR is 55nW when operated with 200mV.

2/7/2008 Alexander Gertsman Dmitry Vaysman 12 Future Steps - Research different logic families. - To build generic test circuit. - Operate this test bench with different activity factors. - Evaluate minimum energy point. - Develop methodology for minimum energy point operation. - Test chip fabrication and results verification. - Fitting transistor models for sub-threshold operation. - Create basic logic cells library.

2/7/2008 Alexander Gertsman Dmitry Vaysman 13 Any questions?