Mini MMFEMini MMFE Dan Tompkins 12/2013. Block Diagram VMM1 64x analog in Protection Networks Analog Out TTP/TOT ART VDDD VDD VDDP Readout Dan Tompkins.

Slides:

Advertisements

Similar presentations

Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.

Advertisements

M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.

ADS1293 LaunchPad Booster Board

   >>> 

ELECTRICAL. Circuits Outline Power Hub Microcontroller Sensor Inputs Motor Driver.

SolidWorks layout MMFE-8 1 FPGA. MMFE-8 PCB 2 MMFE_8 w/ FPGA Block Diagram Artix XC7A200T- 2FBG676Cv VMM 1.2 VDC_Analog VMM 1.2 VDC_Digital FPGA 1.8/1.2/1.0.

STURM2 Motherboard Jussi Malin. STURM2 motherboard  Board dimensions 10,9 X 12 inches  8 electrical layers  Houses 192 amplifiers, 8 daughter cards,

Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.

Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.

PCB Layout Design. PCB Layout Special Layout Considerations 4 in.

Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.

Purpose This course discusses techniques for analyzing and eliminating noise in microcontroller (MCU) and microprocessor (MPU) based embedded systems.

16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.

Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.

PCB Layout Introduction

Drink Master 8000 D. Ryan Rhodes PCB Design Considerations.

Basic Stamp Free Pins These pins can be used by the operator for digital Inputs and Outputs Used Pins 0.

RevGeo Multipurpose Puzzle Box Dan Chambers, Jeff King, Josh Marchi, Paul Rosenberger, ECE 477 Group 11.

PCB Layout Introduction

General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.

1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.

C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.

Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.

1 PRELIMINARY PCB LAYOUT Autonomous Targeting Vehicle (ATV) Daniel Barrett Sebastian Hening Sandunmalee Abeyratne Anthony Myers.

Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.

1 Interconnect/Via. 2 Delay of Devices and Interconnect.

ECE 521/511: Digital System & Microprocessor

E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.

The HULK Luke Johnston Ethan Byler Dhruv Lamba Andy Robison.

Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.

Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

Seraj Dosenbach Greg Lammers Beau Morrison Ananya Panja Printed Circuit Board Layout Narrative plus Preliminary PCB Layout.

The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.

VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.

Hervé MATHEZ IPNL CALICE Meeting CERN 12 – PCB with 256 RPCs pads (Status) IPNL - LAL - LLR.

Chapter 2. High-speed properties of logic gates.

TLS203B0 DEMO Board User Guide. Board Overview and Quick Start GND Ground V OUT Output Voltage V IN Input Voltage EN Enable Input TLS203B0LDV ADJ in PG-TSON-10.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology

PADME Front-End Electronics

Adapter Board Design Changes

BP560X System Application Notes

IFX1763/IFX54441 DEMO Board User Guide

VMM3 Early Testing George Iakovidis, V. Polychronakos

High-Speed Serial Link Layout Recommendations –

How to debug PMP systems A guideline for Application Engineers

Testing and Configuration for VMM1 on the mini-MMFE

Basic Digital Logic.

HPS Motherboard Electronic Design

Electronics for the E-CAL physics prototype

Automotive Hotrod and Wettable Flanks Packaging Advancements

MMI172 ExpressSCH & ExpressPCB Quick Tutorial and Design Notes

Alumoline Fuel-Cell Instrumentation

Data Distribution Board

Joe Trefilek Jeff Kubascik Paul Scheffler Matt Rockey

Group 10 – Extensible Digital Logic Educational Tool

Team 14 PCB Layout Design Narrative

Preliminary PCB Layout Presented by: Carey Woolet

PCB Design Preeti Mulage 03/17/2010.

SALTRO16 activities in Lund

Custom Mezzanine for the MTF7 Processor

Presentation transcript:

Mini MMFEMini MMFE Dan Tompkins 12/2013

Block Diagram VMM1 64x analog in Protection Networks Analog Out TTP/TOT ART VDDD VDD VDDP Readout Dan Tompkins 12/2013 Analog Input Connector Digital I/O Connectors Lemo 64x analog in Not used

Mini MMFE Dan Tompkins 12/2013

Analog Inputs Dan Tompkins 12/2013

Protection Network Dan Tompkins 12/2013

Protection Network Layout Connect Vcc and GND pins directly to a plane and keep traces short Dan Tompkins 12/2013

NUP4114 Leakage Current < < 1 pF Junction capacitance Response Time is Typically < 1.0 ns Stand−off Voltage: 5.5 V Cost $0.10 in large quantity Dan Tompkins 12/2013

Regulators Dan Tompkins 12/2013

All Layers Dan Tompkins 12/2013

Power and ground planes Analog Digital Planes join here Dan Tompkins 12/2013

Bottom Layer Dan Tompkins 12/2013

Mini MMFE in use Dan Tompkins 12/2013 Photos by:

Mini MMFE-2 Dan Tompkins 12/2013

Mini MMFE-2 Dan Tompkins 12/2013 Drawn by Karen Palmer

BGA package in a nutshell V. Polychronakos Muon Week September 2013

Mini MMFE-2 WIP, Pin out and power consumption unknown VMM2 will be in a 22x22mm BGA Package 8 layer board? Use a lower noise regulator ( LT1763) and fewer bypass Caps. Mini SAS connector for digital I/O. Dan Tompkins 12/2013