XPower for CoolRunner™ XPLA3 CPLDs. Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power.

Slides:



Advertisements
Similar presentations
COMP541 Transistors and all that… a brief overview
Advertisements

Diodes and diode equation
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
L 18 : Circuit Level Design 성균관대학교 조 준 동 교수
XPower for CoolRunner™-II CPLDs
Powering CoolRunner™ -II CPLDs. Quick Start Training Agenda Regulator Overview – Linear vs. Switching – Linear Regulators – Switching Regulators CoolRunner-II.
1 Closed-Loop Modeling of Power and Temperature Profiles of FPGAs Kanupriya Gulati Sunil P. Khatri Peng Li Department of ECE, Texas A&M University, College.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Mehdi Amirijoo1 Power estimation n General power dissipation in CMOS n High-level power estimation metrics n Power estimation of the HW part.
Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Lecture 7: Power.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 8 - Comb. Logic.
Computation Energy Randy Huang Sep 29, Outline n Why do we care about energy/power n Components of power consumption n Measurements of power consumption.
1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.
Adv. Digital Circuit Design
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
Digital I/O Connecting to the Outside World
The CMOS Inverter Slides adapted from:
Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
© 2003 Xilinx, Inc. All Rights Reserved Power Estimation.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
Low-Power CMOS Logic Circuit Topic Review 1 Part I: Overview (Shaw) Part II: (Vincent) Low-Power Design Through Voltage Scaling Estimation and Optimization.
1 VLSI Design SMD154 LOW-POWER DESIGN Magnus Eriksson & Simon Olsson.
CoolRunner™ CPLD Overview
Power Reduction for FPGA using Multiple Vdd/Vth
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Logic Synthesis for Low Power(CHAPTER 6) 6.1 Introduction 6.2 Power Estimation Techniques 6.3 Power Minimization Techniques 6.4 Summary.
Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Fast Zero Power File Number Here ®. ® Traditional CPLDs  CPLDs migrated from Bipolar to CMOS — Easier platform to design upon — Lower.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
Combinational Building Blocks: Encoders and Decoders Experiment 6.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Basic Sequential Components CT101 – Computing Systems Organization.
Modern VLSI Design 3e: Chapters 3 & 8Partly from 2002 Prentice Hall PTR week6-1 Lectures 16 Transfer Characteristics (Delay and Power) Feb. 10, 2003.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
“Supporting the Total Product Life Cycle”
Chapter 3 How transistors operate and form simple switches
Basics of Energy & Power Dissipation
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Static Timing Analysis
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
EE121 John Wakerly Lecture #15
Physical Properties of Logic Devices Technician Series Created Mar
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
SILVER OAK COLLEGE OF ENGINEERI NG & TECHNOLOGY 1 Name: Aneri Patel Enrollment: Topic: Transistor biasing.
LOW POWER DESIGN METHODS
TITLE: 555 Timer OM INSTITUTE OF TECHNOLOGY Subject: Analog Electronics ( ) Semester: 03 Prepared By:
World’s Best CPLDs For Low Power, Portable & Remote Applications.
Introduction to Linear Voltage Regulators Krishna Kishore Reddy K 2010H223084H.
Sequential Programmable Devices
Sequential Logic Design
Subject Name: LINEAR INTEGRATED CIRCUITS Subject Code: 10EC46
Electronic Devices Ninth Edition Floyd Chapter 17.
555 Timer EEE DEPARTMENT KUMPAVAT HARPAL( )
LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.
Each I/O pin may be configured as either input or output.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
FPGA.
These chips are operates at 50MHz clock frequency.
Timing Analysis 11/21/2018.
Evaluation of Power Costs in Triplicated FPGA Designs
Power Estimation.
Presentation transcript:

XPower for CoolRunner™ XPLA3 CPLDs

Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power in CoolRunner XPLA3 CPLDs Assumptions for XPLA3 CPLDs in XPower CoolRunner XPLA3 power model in XPower Rank of power consuming nets in XPLA3 CPLDs Activity rates Data entry methods Improving accuracy of XPLA3 power estimation Macrocell configuration examples

Quick Start Training Objectives Power consumption in CoolRunner XPLA3 CPLDs Assumptions for XPLA3 CPLDs in XPower Applying the CoolRunner XPLA3 power model to a design The highest power consuming nets in XPLA3 CPLDs Types of activity rates Types of Data Entry Methods Improving accuracy of XPLA3 power estimation Applying different macrocell configurations to XPower XAPP360

Quick Start Training Power Considerations Power Supply requirements – Batteries – DC/DC converters – AC power source – Power supply voltage Thermal requirements – Package types – Enclosed environments – Industrial applications CoolRunner XPLA3 CPLDs – Low Power – Low Junction Temperature – Very predictable power consumption – Fast XAPP360 –

Quick Start Training Power in a CMOS Device Total Current is composed of two types of current – Static – Dynamic Static Current – Leakage current in the turned off transistor channel – Ideally zero – Fixed component of Total Current Dynamic Current – Switching of the CMOS gate when in the linear region causing transition current Transition time is very fast Relatively small component – Charge/Discharge of capacitive poly gate in subsequent logic element – XPower combines transition current with capacitive current in the power model

Quick Start Training Calculating Power for CoolRunner Calculating Dynamic Current is a overwhelmingly tedious task XPower is necessary for this calculation Dynamic Current equation Total Current equation Total Power equation

Quick Start Training XPower Assumptions for XPLA3 Voltage – Within published operating limits – Constant (no spikes or dips) – User must enter appropriate value Timing and frequency – Within published operating limits – Operation above limits yields inaccurate power calculations Input transition times – 800 ps – Correlated in lab at 800 ps – Actual transitions slower than 800 ps will: Increase actual power consumption Cause XPower data to appear lower than actual Lumped capacitance – Logic elements (Product Terms, etc.) – Used to create a power model

Quick Start Training XPLA3 Power Model Simplified model of the CoolRunner XPLA3 architecture Somewhat encoded net names – FB1_PT12 Product Term #12 in Function Block #1 – FB1_3_Q Q Flip Flop output of Macrocell #3 in Function Block #1 – FB4_12_I Input net of Macrocell #12 in Function Block #4

Quick Start Training XPLA3 Power Model Nets adjustable by the user – I - Input – Q - Flip flop output – D - Flip flop input from OR term – N - ZIA feedback – P - ZIA feedback – PT - Product Term output Nets NOT adjustable by the user – ZIA - Interconnect Array – OR - Output of OR term – UCT - Universal Control Term – FF - Macrocell control inputs

Quick Start Training XPLA3 Power Consumption Nets in order of power consumption – External Capacitance - Very High – O - High – UCT - High - Larger with high density devices – I - High - Larger with high density devices – P - Medium - Somewhat larger with high density devices – N - Medium - Somewhat larger with high density devices – ZIA - Medium – PT - Low – OR - Low – FF - Low – Q - Very Low – D - Very Low

Quick Start Training Activity Rate Absolute Frequency – Frequency of a net in units of MHz – All nets (except Q) in CoolRunner XPLA3 CPLDs are specified with absolute frequency Toggle Rate – A percentage of the clock frequency Entered as a percentage value Displayed as MHz based on clock frequency 100% toggle rate yields 1/2 frequency of the clock – Q nets in XPLA3 CPLDs Based on global clocks only When using product term clocks or UCT clocks, give data in absolute frequency – Great for “What if?” scenarios

Quick Start Training Data Entry Methods Data entry by hand – Most accurate, but most tedious method – Requires very detailed knowledge of XPLA3 architecture – Must specify activity rates for all nets – Depending on the design, it may be nearly impossible to determine activity rates for all nets Estimate Activity Rates tool – Algorithm estimates absolute frequencies of nets not yet set by the user – Does not estimate toggle rates – Alleviates the tedium, but is less accurate than data entry by hand – Must enter all absolute frequencies for primary I/Os by hand – Must enter all toggle rates by hand including buried registers

Quick Start Training Data Entry Methods (cont.) Simulation with ModelSim XE – Easiest method – Value Change Dump (VCD) file contains frequency data – Simulate for sufficient length of time – Currently, only top level nets are contained in VCD file – Hand edit remaining primary I/Os and registers including buried registers – Use Estimate Activity Rates tool

Quick Start Training Estimate Activity Rates Tool Sets absolute frequencies only Automatically set nets – UCT – O – I – P – N – ZIA – PT – OR – FF – D Nets not automatically set – External Capacitance – Q

Quick Start Training Improving Accuracy External capacitance loads – Loads connected to the I/O pin Printed circuit board trace capacitance Capacitive load of external devices – Current is derived from Vcc and GND pins to charge and discharge this load – Large source of power consumption Dramatic effect on power consumption Reduce external loads to reduce power consumption – For accurate power estimates Provide accurate capacitance value to XPower Provide accurate absolute frequency of external load

Quick Start Training Improving Accuracy (cont.) Macrocell configurations – Users are not exposed to product term numbers – ZIA is modeled as a non-inverting buffer – Macrocells have many configurations, but are understandable – This information is most useful for Data entry by hand method Double checking the Estimate Activity Rates tool – Proper activity rate information is necessary in the macrocell Improves accuracy Source of all net activity rates

Quick Start Training Combinatorial Output Macrocell Set activity rates of these nets – N - Absolute Frequency – P - Absolute Frequency – O - Absolute Frequency Set by XPower automatically Based on I/O pin activity rate – D - Absolute Frequency Set by Estimate Activity Rates tool Based on activity rate of OR term

Quick Start Training Registered Output Macrocell Set activity rates of these nets – Q - Toggle Rate – N - Absolute Frequency – P - Absolute Frequency – O - Absolute Frequency Set by XPower automatically Based on I/O pin activity rate – D - Absolute Frequency Set by Estimate Activity Rates tool Based on activity rate of OR term – FF - Absolute Frequency Set by XPower automatically

Quick Start Training Summary XPower is a necessity for – Low power designs – Designs with a thermal budget – Battery operated designs XPower support for CoolRunner XPLA3 available now – Xpower support for CoolRunner-II coming in ISE v6.1i Simulation with ModelSim XE – Easiest method – Reduces the chance of data entry error – Provides accurate activity rate information – Requires user to modify fewer nets in XPower CoolRunner CPLDs – Lowest power CPLD in the industry – Excellent for handheld, battery powered designs – XPower makes it easier to show customers power savings using their designs