Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)

Slides:



Advertisements
Similar presentations
Minimization of Circuits
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Digital Circuits.
التصميم المنطقي Second Course
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Lecture 20, Slide 1EECS40, Fall 2004Prof. White Lecture #20 ANNOUNCEMENT Midterm 2 Thursday Nov. 18, 12:40 – 2:00 pm A-L initials in F295 Haas Business.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
Section 10.3 Logic Gates.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Logic gate level Part 3: minimizing circuits. Improving circuit efficiency Efficiency of combinatorial circuit depends on number & arrangement of its.
Propositional Calculus Math Foundations of Computer Science.
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
CS 105 Digital Logic Design
Boolean Algebra and Logic Simplification
XOR, XNOR, and Binary Adders
Systems Architecture I1 Propositional Calculus Objective: To provide students with the concepts and techniques from propositional calculus so that they.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Chapter 3.5 Logic Circuits. How does Boolean algebra relate to computer circuits? Data is stored and manipulated in a computer as a binary number. Individual.
Boolean Algebra and Digital Circuits
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Discrete Mathematics CS 2610 February 19, Logic Gates: the basic elements of circuits Electronic circuits consist of so-called gates connected.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
1 CMSC 250 Chapter 1, con't., Combinatorial circuits.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Dr. Eng. Farag Elnagahy Office Phone: King ABDUL AZIZ University Faculty Of Computing and Information Technology CPCS 222.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
Sneha.  A combinational circuit that performs the addition of two bits is called a half adder.  It has two inputs.  It has two outputs.
XOR Operator A short digression… … to introduce another Boolean operation: exclusive- OR (XOR) ABA + B XOR.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
Combinational Circuits
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Lecture 21: Combinatorial Circuits II Discrete Mathematical Structures: Theory and Applications.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Chapter 12. Chapter Summary Boolean Functions Representing Boolean Functions Logic Gates Minimization of Circuits (not currently included in overheads)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Minimization of Circuits
Minimization of Circuits
Computer Organisation
Combinational Functions and Circuits
Lecture 4: Combinational Functions and Circuits
Computer Architecture CST 250
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
Digital Circuits.
Adders and Subtractors
Chapter 10.3 and 10.4: Combinatorial Circuits
Karnaugh Maps (K maps).
Chapter 11 (Part 2): Boolean Algebra
Digital Circuits.
Digital Circuits.
Presentation transcript:

Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)

Logic Gates (10.3) (cont.)  Adders –Question: How can we carry out operations such as additions of two positive integers (in binary expansion) using logic circuits? –We first build a circuit that can be used to determine x + y where x and y are two bits xysc InputOutput

Logic Gates (10.3) (cont.) –The output consists of two bits s and c which are the sum bit and the carry bit respectively –From the previous table, we can write: i. ii.c = xy

Logic Gates (10.3) (cont.) –The following circuit called half adder illustrates the sum of two bits with carry x + y x y xy x y Carry = xy

–We need to compute the sum bit and the carry bit when two bits and a carry are added –The inputs to this full adder are the bits x and y and the carry c i –The outputs are the sum bit s and the new carry c i+1. xycici sC i InputOutput

Logic Gates (10.3) (cont.) –The two outputs of the full adder, the sum bit s and the carry c i+1 are given by the sum-of- products expansion –The full adder circuit using half adders is depicted in the following picture

Logic Gates (10.3) (cont.) A full adder Half adder Half adder x y cici xy

Logic Gates (10.3) (cont.) –Finally, the following figure shows how the half and the full adders can be combined to add the two three-bit integers (x 2 x 1 x 0 ) 2 and (y 2 y 1 y 0 ) 2 to produce the sum (s 3 s 2 s 1 s 0 ) 2 Half adder Full Adder Full Adder x0x0 y0y0 x1x1 y1y1 x2x2 y2y2 c 2 = s 3 s2s2 cici c0c0 s0s0 s1s1

Minimization of Circuits (10.4)  Introduction –Goal: Representing circuits with Boolean expressions having fewer operations –Example: a circuit has output 1 if and only if: x = y = z = 1 or x = z = 1 and y = 0. The sum-of- product of this circuit is: –xz is a Boolean expression with fewer operators that represents the circuit –Therefore, there are 2 different implementations of this circuit as depicted in the following picture

Minimization of circuits (10.4) (cont.) xyz x y xz x z z x y z Two circuits with the same output

Minimization of circuits (10.4) (cont.)  Karnaugh maps –Goal: reduce the number of terms in a Boolean expression representing a circuit –Question: How can we find terms to combine for Boolean functions for a relatively small number of variables? –Answer: There is a method introduced by Maurice Karnaugh in 1953 for fewer variables.

Minimization of circuits (10.4) (cont.) –K-map was designed in 1950 to help minimize circuits by hand –K-maps are useful in the minimization of circuits with up to 6 variables only –K-maps are inapplicable when dealing with 50, 100, or 1000 variables –The minimization problem with respect to the number of variables is NP-complete

Minimization of Circuits (10.4) (cont.) –Principle K-maps for two variables: –There are 4 possible minterms in the sum-of-product expansion of a Boolean function in 2 variables x and y –Adjacent cells are those whose minterms differ in exactly one litteral as shown in the following figure. –A k-map for a Boolean function in two variables consists of 4 cells, where a 1 is placed in the cell representing a minterm if this minterm is present in the expansion xy x y

Minimization of circuits (10.4) (cont.) Example: Find the K-maps for: a) b) c) Solution: We include a 1 in a cell when the minterm represented by this cell is present in the sum-of-products expansion x x x (a) (b)(c) yy y

Minimization of circuits (10.4) (cont.) Whenever there are 1’s in two adjacent cells, the minterms are combined into a product involving just one of the variables We circle blocks of cells in the K-maps that represent minterms that can be combined and then find the corresponding sum of the products The goal is to identify the largest possible blocks, and to cover all the 1s with the fewest blocks using the largest blocks first and always using the largest possible blocks.

Example: Simplify the following sum-of-products expansions: a) b) c) Solution: The grouping of minterms is shown in the following figure. Using the k-maps for these expansions Minimal expansions for these sums-of-products are: (a) y; (b) ; and (c) x x x (a) (b)(c) yyy

Minimization of Circuits (10.4) (cont.) –Conclusion: Within a block of adjacent cells, we need to take the common expression We need to sum minterms of all blocks.