Monday, December 6 Assignment(s) due:Assignments #11(original or redo), #12 and #EC2 are due tonight Tonight is the last chance to turn in Quizzes #13.

Slides:



Advertisements
Similar presentations
Part 4: combinational devices
Advertisements

CS1Q Computer Systems Lecture 12 Simon Gay. Lecture 12CS1Q Computer Systems - Simon Gay 2 Design of Sequential Circuits The systematic design of sequential.
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Circuits require memory to store intermediate data
Computer Organization Boolean Logic and the CPU i206 Fall 2010 John Chuang Some slides adapted from Marti Hearst, Brian Hayes, or Glenn Brookshear.
1 Foundations of Software Design Lecture 3: How Computers Work Marti Hearst Fall 2002.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
1 Digital Logic
CHAPTER 3 Digital Logic Structures
State Machines Used to Design Sequential Circuits.
CPEN Digital System Design Chapter 9 – Computer Design
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.
Lecture 3. Boolean Algebra, Logic Gates
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.
More Basics of CPU Design Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Boolean Algebra and Digital Logic
Quiz # 2 Chapters 4, 5, & 6.
1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures.
Dept. of Computer Science Engineering Islamic Azad University of Mashhad 1 DIGITAL LOGIC CIRCUITS Dept. of Computer Science Engineering Islamic Azad University.
SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.
B-1 Appendix B - Reduction of Digital Logic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
Logic Design Computer Architecture and Design Lecture 1.
CS1Q Computer Systems Lecture 8
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
1 The Chinese University of Hong Kong Faculty of Education Diploma in Education (Part-Time) Winter 1997 Educational Communications and Technology Assignment.
The Digital Logic Level
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
Department of Computer and IT Engineering University of Kurdistan Computer Architecture (Review of Digital Design) By: Dr. Alireza Abdollahpouri.
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Logic Design.
In1200/04-PDS 1 TU-Delft Digital Logic. in1200/04-PDS 2 TU-Delft Unit of Information l Computers consist of digital (binary) circuits l Unit of information:
EKT 221 : Chapter 4 Computer Design Basics
CS/COE0447 Computer Organization & Assembly Language
Logic Design / Processor and Control Units Tony Diep.
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.
LECTURE 4 Logic Design. LOGIC DESIGN We already know that the language of the machine is binary – that is, sequences of 1’s and 0’s. But why is this?
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
1 CS/COE0447 Computer Organization & Assembly Language Logic Design Appendix C.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Exam-like questions.
Week 1: Introduction and Logic gates IT3002 – Computer Architecture
CS 270: Mathematical Foundations of Computer Science
DIGITAL LOGIC CIRCUITS
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
ELECTRONICS AND COMMUNICATION ENGINEERING
Chapter 2 – Computer hardware
Computer Architecture CST 250
DIGITAL LOGIC CIRCUITS
Design of the Control Unit for Single-Cycle Instruction Execution
Digital Design Fundamentals
Basics Combinational Circuits Sequential Circuits
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Fundamentals of Computer Science Part i2
CS/COE0447 Computer Organization & Assembly Language
ECE 120 Midterm 2 HKN Review Session
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
ECE 120 Midterm 2 HKN Review Session.
Presentation transcript:

Monday, December 6 Assignment(s) due:Assignments #11(original or redo), #12 and #EC2 are due tonight Tonight is the last chance to turn in Quizzes #13 and #14 (extra credit)

- this semester we have looked at the ideas behind “C = A + B” - how A, B and C would be stored - as whole numbers and floating point numbers -positive and negative - how the addition function can be derived from a truth table - and simplified - the half adder and full adder circuits that would do the addition - and the gates that make up the circuits - and how transistors make the gates work - how the memory circuits that store the numbers work - how the numbers would be processed through the data path of the computer - and at some of the microinstructions that would make it happen - using the Simple Computer

Computer architecture: - if we use an application - it has likely been written in a high level language - and compiled to assembly language - each high level language statement probably became several assembly language statements - then it was assembled to machine language - each machine code instruction is interpreted by microinstructions - signals to the control lines - that fetch the instruction and execute it - all instructions and data move through the data path of the computer - each control signal was the input to a circuit - each sequential circuit (memory, register) is a sequence of flip-flops - cross-connected gate circuits - each combinational circuit is made up of only a few different gates - and each gate follows the rules of Boolean algebra

The datapath of the ARC computer: (Murdocca)

The datapath of the ARC computer: (Murdocca)

The final is Monday, December 13 from 5:15 p.m. to 7:15 p.m. - one 8.5x11 cheat sheet (both sides) - I will provide a list of Boolean theorems and a data path diagram (- if you will be late because of work commitments, let me know) - no computers - no calculators - no ipods - no pdas - no cell phones - no consultation - etc. You will need a scantron for part of the test

Given the following truth table, which Karnaugh map below is correct? 1.a 2.b 3.c 4.d a) b) c) d)

Given the following K-map, how many terms will there be in the simplified result? 1.One 2.Two 3.Three 4.Four

Given the following K-map, are there two possible correct solutions? 1.True 2.False

Given the following K-map, the third term may be: 1.A'C or A'B 2.AB' or A'C 3.A'B or B'C 4.A'C or B'C

Given the expression XY'Z + YZ + XZ', how many ones would there be in the K-map? 1.Three 2.Four 3.Five 4.Six

If X = 1, Y = 0 and Z = 1 what is the output from the following circuit:

If the state of the clocked latch below is 0 (Q = 0, Q' = 1) and D = 1, what is the state of the latch after a clock pulse?

In the Simple Computer, how many clock cycles does it take to complete one data path cycle? 1.One 2.Two 3.Three 4.Four

Data from the Simple Computer shifter may go to: 1.The C bus 2.The RMUX 3.The MBR 4.All of the above

A line is ? when it is activated. 1.Asserted 2.Negated 3.Live 4.None of the above

A Karnaugh map is a ? representation of a Boolean expression. 1.Boolean 2.Venn 3.Picture 4.Graphical

A Boolean function returns one of how many possible values? 1.One 2.Two 3.Three 4.Four

A Medium-Scale Integration (MSI) chip usually has at least how many gates? 1.Ten 2.Thirty 3.One hundred 4.One thousand

A ? outputs the value of one of its input lines? 1.Decoder 2.Comparator 3.Multiplexer 4.None of the above

In a truth table, input combinations that will never happen are called: 1.Never happen conditions 2.Don't care conditions 3.Invalid conditions 4.Extra conditions

Add a parity bit to the 7-bit ASCII code for 'K' using even parity. (the ASCII code for 'K' is ). The resulting byte:

The Hamming codeword for the 7-bit character 'K' using odd parity:

A flip-flop is a(n) ? -triggered device: 1.latch 2.edge 3.level 4.input

The basic storage circuit is: 1.a transistor 2.a latch 3.a gate 4.a flip-flop

The address of data being read from memory is stored in: 1.the ALU 2.the MBR 3.the RMux 4.the MAR

The control line to ? is controlled only by the clock: 1.the A-latch 2.the ALU 3.the MBR 4.the AMux

Review topics: Multiple choice questions: - identify terms - from class lectures, slides, the Simple Computer Chapter 3 - express a gate diagram as a Boolean expression - simplify a Boolean expression through Karnaugh maps - follow the path of a given function through a given circuit Fill-in questions: - prove an equation using a truth table - simplify a Boolean expression using Boolean theorems - given a Boolean expressions, draw the circuit diagram - given a truth table - derive the Boolean expression from the truth table - simplify the Boolean expression using a Karnaugh map - simplify the Boolean expression using Boolean algebra - draw a gate diagram of the simplified function - given a flip-flop diagram, indicate the output

Monday, December 6 Assignment(s) due:Assignments #11(original or redo), #12 and #EC2 are due tonight Tonight is the last chance to turn in Quizzes #13 and #14 (extra credit) The final is next Monday from 5:15 p.m. to 7:15 p.m. You are allowed a cheat sheet (8.5" x 11"), but no electronic or human helpers