February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Slides:



Advertisements
Similar presentations
April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Advertisements

2 OPTIMOD-TV 8382 The all-digital OPTIMOD-TV 8382 Audio Processor can help you achieve excellent audio quality and loudness consistency in analog television.
M. Kreider, T. Fleck WhiteRabbit 1 WhiteRabbit Timing System.
EES: Burn – in test Eliminate infant mortality: Not possible to detect it with AOI, FPT, X-ray or ICT! 1.
June 11, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
5-1 Data Link Layer r Today, we will study the data link layer… r This is the last layer in the network protocol stack we will study in this class…
11 November 2003ATLAS MROD Design Review1 The MROD The Read Out Driver for the ATLAS MDT Muon Precision Chambers Marcello Barisonzi, Henk Boterenbrood,
October 8, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
10/31/2008EECS150 Lab Lecture #10 The Waveform Generator EECS150 Fall Lab Lecture #10 Chris Fletcher Adopted from slides designed by Chris Fletcher.
KM3Net Project 1.
Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory Super Computer System Midterm presentation.
Marseille 30 January 2013 David Calvo IFIC (CSIC – Universidad de Valencia) CLB: Current status and development on CLBv2 in Valencia.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
August 06, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
July 10, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
December 04, 2013KM3NeT, CLBv2 Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
January 28, 2015CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
August 22, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
July, IFIC (CSIC – Universidad de Valencia) CLB: MULTIBOOT 1.
January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Receiving 91 PB this week: A little bit more of work load! (We will be for a while production guys :) Test bench separated in two parts: 1.- The PB will.
Nanobeacon test (Could the Nanobeacon be used to extract the PPS signal from the DOM once closed?): Signal 1 (yellow).- Nanobeacon trigger signal derived.
NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.
December 10, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 14, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
29 Oct, 2014 IFIC (CSIC – Universidad de Valencia) CLB: Current status and development.
November 2014, Groningen/Dwingeloo, the Netherlands 3rd International VLBI Technology Workshop Peter Jansweijer Nikhef Amsterdam Electronics- Technology.
LM32 DEVELOPMENTS ONGOING WORK ON TDCs AND OTHER ISSUES (LM32) Diego Real David Calvo CLB group online meeting, 27 March
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
TCP/IP Layer 4 Protocols. TCP and UDP TCP provides error recovery, but to do so, it consumes more bandwidth and uses more processing cycles. UDP does.
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
CLB meeting APC Tentative action/work list.
3 Dec, 2013 IFIC (CSIC – Universidad de Valencia) CLB: Current status and development.
CLBv2 issues Diego Real 5 March A SVN repository created for KM3NeT svn+ssh://isvn.ific.uv.es/repos/KM3NeT.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 19, 2012KM3NeT, CLB/DAQ Videocon KM3NeT CLBv2 1.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
October 29, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
April 10, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
White Rabbit and KM3NeT Peter Jansweijer, on behalf of KM3NeT
Diego Real, IFIC Spain, KM3NeT Electronics Coordinator
WR & KM3NeT Peter Jansweijer
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
CLB: Current status and development
KM3NeT CLBv2.
KM3NeT CLBv2.
KM3NeT CLBv2.
Kostas Manolopoulos Tasos Belias
KM3NeT CLBv2.
CS 286 Computer Organization and Architecture
MULTIBOOT AND SPI FLASH MEMORY
Network Processors for a 1 MHz Trigger-DAQ System
Presentation transcript:

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology White Rabbit SPEC-NIC (= “one-port switch”) WR-Timing and Ethernet WR-NIC 2 PPS Use SPEC with NIC firmware/software in Grand Master mode: PPS 10MHz PPS GPS Timing Reference (Grand Master Mode)

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Jumbo frames are not received… ◦ This is also an issue for the WR switch V3.3! Not all UDP packets are received: According to Miguel Jiménez López this is a speed issue and we should look forward to a DMA core in wr-nic design WR-NIC issues 3 All 15 received by intel PRO/1000 PF Only first 8 received by SPEC-NIC

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology WR-Timing and Ethernet (multi-port) WR Switch 4 PPS 10MHz PPS Use switch as is: ◦ no broadcast (yet) ◦ Standard firmware/software Timing Reference Grand Master Mode

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology NIKHEF has a pioneer switch that was not up to date. We were not able to do the Flash procedure with out Ubuntu machines (tried two) Switch Core Board was returned to 7_Sols for flashing. No problem found. Flashing okay. Flashing via laptop Ubuntu sometimes failed => cause unknown… According to 7-Sols there is a procedure found to successfully flash 100% of the time. Received the SCB back just yesterday… WR Switch 5

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Firmware integration 6 Adding TDC, Hydrophone, connection to IPMUX, Multiboot => Still a lot of work to be done! Empty State machine, David is working on it ◦ => TDC and AES are optimized away by the synthesis tool! TDC sources in place (Valencia) AES sources in place (Genova) Empty place holder, (Valencia)

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Firmware integration other issues 7 IPMUX UDP Channel connections: 0:TDC 1:AES 2:Packet generator  15 UDP packets (data payload 2,4,6,… 30 bytes) 3:Packet generator  2 Jumbo UDP packets (data payload 8972 bytes) ◦ Note that Channel 2 and 3 connect to a push-button/dip- switch packet generator for test purposes. Added a ref_clk_lock signal ◦ Note that clk_sys is always running (62.5 MHz for LM32 and wishbone) ◦ Ref_clk_62_5, ref_clk_125, ref_clk_250 may be interrupted during WR startup. Pay attention to the ref_clk_lock signal!

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Firmware integration 8 Fruitful Vidyo: David, Vladimir, Antonio, Peter ◦ But… still some confusion to solve! StMachine: ◦ Chops data into UDP packet size chunks. Packets get Time-Slice info and index number ◦ StMachine does not know the data type (although it should know the data word size (n*16-bits) AES Frame = all audio for one Time-Slice ◦ First UDP packet of a Time Slice contains the AES- Info word. ◦ This is the most straightforward implementation! ◦ If first packet gets lost you lose Audio for one Time- Slice (although audio samples can still be re-processed offline). Is this acceptable?

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Thermal Pictures CLBv2-Proto 9 Running WR PTP in TRACK_PHASE ◦ Ambient ~ 23 degrees ◦ FPGA ~ 36 degrees ◦ “Hot Spot” ~ 37 degrees (Clock driver U4)

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Thermal Pictures CLBv2-Proto 10 Running WR PTP in TRACK_PHASE

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Thermal Pictures PBv Ambient ~ 23 degrees Fully loaded: ◦ 1V0 => 3A ◦ 1V8 => 1A ◦ 2V5 => 1A ◦ 3V3 => 3A ◦ 3V3 PMT => 1A ◦ 5V => 1A “Hot Spot” switchers ~ 38 degrees

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Thermal Pictures PBv2.1 12

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Questions? 13

February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Backup Slides More details… 14