Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G, 481-5733

Slides:



Advertisements
Similar presentations
Lab7: Introduction to Arduino
Advertisements

Electrical and Computer Engineering MIDI Note Number Display UGA Presentation and Demo ECE 353 Lab B.
Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221B,
PIC Programming with Logicator
Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221B,
ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.
Sec 01: Logisim.
How to use the VHDL and schematic design entry tools.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
ENGR 101: Robotics Lecture 2 – Text Programming Outline  Introduction to PBASIC  Variables, I/O, Arithmetic  Controlling the LEDs References 
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.
Dr. Hoganson CSIS HC11 Demo Program This is our first lab using the 68HC11 microcontroller. We will “talk” to the microcontroller from a PC, run.
Figure 1.1 The Altera UP 3 FPGA Development board
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Introduction to Digital Design Lab Project
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
Advanced Digital Circuits ECET 146 Week 7 Professor Iskandar Hack ET 221B,
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
ENG241/ Lab #41 ENG2410 Digital Design LAB #4 Design of Combinational Logic “The Trip Genie”
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.
1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221B,
Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,
1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.
LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”
Introduction to Chapter 3  Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels.
Creating your Home Directory During Labs you will need to save all your work in a folder called CP120 (or PC120) in your Home Directory (drive I:) To get.
Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221G,
Advanced Digital Circuits ECET 146 Week 6 Professor Iskandar Hack ET 221G, Me as I typed this slides.
Programmable Logic Training Course HDL Editor
Lab 2 : Overview Combinational System.
Detection Circuit ENGR Lecture. Learning Objectives of Lab  Students will learn about –  Electronic circuit components  Building the binary.
Slide 1 Project 1 Task 2 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Task 2 Briefing The Design of a Computer.
July 7, 2003 Slide 1 of 6 Automation, Robotics and Mechatronics Lab, SUNY at Buffalo Introduction To Programming Chetan Jadhav Talib Bhabharawala Seung-Kook.
ECE 2372 Modern Digital System Design Section 4.8 Xilinx Schematic Capture Simulation Tutorial.
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.
LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.
Teaching Digital Logic courses with Altera Technology
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.
Programming and Debugging with the Dragon and JTAG Many thanks to Dr. James Hawthorne for evaluating the Dragon system and providing the core content for.
Introduction to the FPGA and Labs
EET 1131 Unit 4 Programmable Logic Devices
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Programming and Debugging with the Dragon and JTAG
Lab 1: Using NIOS II processor for code execution on FPGA
Fundamentals of Computer Engineering
Figure 1.1 The Altera UP 1 CPLD development board.
Lab 2 : Overview Combinational System.
Discussion 2: More to discuss
Verilog-HDL-1 by Dr. Amin Danial Asham.
ECET 405Possible Is Everything/tutorialrank.com
ECET 405 Innovative Education--snaptutorial.com
ECET 405Education for Service/tutorialrank.com
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Instructions to get MAX PLUS running
LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”
Intro to Micro Controllers
Chap. 3 Describing Logic Circuits
Presentation transcript:

Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,

This Week’s Goals Introduction to AHDL Designing a Combinational Circuit from a Truth Table using the Table Command in AHDL

Design Example ABCDX

Introduction AHDL Altera Hardware Design Language (AHDL) is a way of designing digital circuits by defining in a text format the functionality of the circuit. AHDL is NOT a programming language!!! AHDL is a concurrent language. All behavior specified in the Logic Section of a TDF is evaluated at the same time rather than sequentially. All AHDL instructions are translated into hardware, and as such commands such as a=a+1 are not supported.

AHDL File Format – Subdesign Spec The top part of the file contains the subdesign I/O specification. It has the name of the design followed by all of the I/O pins. Important note – the name of the subdesign (lab4b in this case) must be the same name as the file. This file must be named lab4b.tdf Do not use X as a node name – it is reserved in AHDL

AHDL File Format – Logic Section After the subdesign section you can name any internal nodes (not shown in this lab) After the naming internal nodes then the logic section follows denoted with a Begin and End Logic

AHDL Complete File

The Table Keyword A table is the easiest way to implement combinational logic in AHDL, you simply enter the truth table as you want it. The Table begins with the keyword TABLE Followed by a line that specifies the inputs and outputs for the table (note you can implement as many outputs as you want) The inputs and outputs are then entered in the table in the syntax shown (next slide) The table ends with the keyword END TABLE

Completed Table Inputs in Hex format Values from Truth Table Start of Table Inputs and Outputs of Table End of Table

Implementing a Design in AHDL Select New -> AHDL Design File

Enter Text Enter the text as shown in previous slides (note you can use any text editor if you chose not to use the Altera Text Editor)

Save File Note – Separate Directory with same Name as File Ext.tdf Create Project as before NOTE: The name of the project MUST be the same as the Subdesign name on the previous slide.

Compile and Simulate Steps (refer to earlier slides for details) Create Project Specify Part Don’t set pins yet (the system doesn’t know what your I/O pins are until the first compile, you’ll get a warning) Also note that this time I named the pins i0, i1, i2, i3 Compile the project Assign the pins as before Recompile the project Create Waveform Vector Files (see previous labs) Simulate the design

Simulation

Connect the Altera Board to the PC Check out an Altera Board from the Lab Tech office DO NOT connect any parts to the board before programming!!!! The board has the design from the last time it was used and it’s possible that some inputs now are now outputs and that you can destroy the part.

Connect Board to PC I When checking out board also check out DC wall pack. Ensure that the wall pack is of the correct polarity (+ is the center, - is the outside) and is between 9 and 12 volts. Also get a Male -> Female DB25 cable to connect between the computer and the PC

Connect to PC II Notice the location of the connectors used, the other DB25 connector is used for experiments. DB25 Cable to PC DC Power connector

Open the Programming Module Select the Programmer Hot Button

Select Programming Hardware Once the programmer is opened – hit hardware setup Then select Add Hardware Selected Byteblaster on LPT1:

Select Programming Options Select Program/Configure and Verify

Program the Part Hit the start button You should see the progress bar move and the red LED come on (on the board) during programming

Wire up Board Connect VCC and Ground to the proto board by using the +5 volts and Ground on the top of the board. DO NOT use the unregulated DC!!! This could be as high as +12 volts and will destroy the part. Place wires from the Input's to Ground on the proto board (this is input A=0, B=0, C=0, D=0)

Wire Up Board II For this Lab we’ll use positive logic (the Altera part supplies the 5 volts for the LED), so connect the LED as shown.

Wired Board Your board after wiring should resemble the following: Inputs Output X

Wire up Board Connect VCC and Ground to the proto board by using the +5 volts and Ground on the top of the board. DO NOT use the unregulated DC!!! This could be as high as +12 volts and will destroy the part. Place wires from the Input's to Ground on the proto board (this is input A=0, B=0, C=0, D=0)

Wire Up Board II For this Lab we’ll use positive logic (the Altera part supplies the 5 volts for the LED), so connect the LED as shown.

Verify the Design Move the input wires thru the 16 possible combinations (0000 to 1111) to verify that the design matches the truth table

Summary This week we covered how to design a circuit without drawing ANY schematics using the waveform editor We also got our first look at designing a circuit by using AHDL (also without drawing schematics) We also we reviewed how to verify a combinational logic design using the Altera hardware

Lab Three Design a circuit and verify it using the techniques (first using waveform design and again using AHDL) covered in this week’s lecture that will have the following truth table. Turn in your printouts from the schematic editor and simulator. Download only the project from AHDL to the board and verify it’s operation in hardware ABCDX