ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.

Slides:



Advertisements
Similar presentations
Kuliah Rangkaian Digital Kuliah 7: Unit Aritmatika
Advertisements

Encoders Three-state devices Multiplexers
Modular Combinational Logic
Cs 1110 Ch 4-1 Combinational Logic. ° Introduction Logic circuits for digital systems may be: °2°2 combinational sequential OR A combinational circuit.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Comparator.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE 301 – Digital Electronics
ECE 301 – Digital Electronics
1 EE 365 Adders Multipliers Read-Only Memories 2 Equality Comparators 1-bit comparator 4-bit comparator EQ_L.
Adders.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Multiplexers DeMultiplexers XOR gates
Chapter 7 Arithmetic Operations and Circuits Hexadecimal Arithmetic 4 binary bits represent a single hexadecimal digit Addition –Add the digits.
Logic Gates Combinational Circuits
Adders, subtractors, ALUs
CS 105 Digital Logic Design
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Combinational and Sequential Logic Circuits.
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Combinational Circuit – Arithmetic Circuit
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
Digital Arithmetic and Arithmetic Circuits
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
ECE2030 Introduction to Computer Engineering Lecture 12: Building Blocks for Combinational Logic (3) Adders/Subtractors, Parity Checkers Prof. Hsien-Hsin.
Fall 2004EE 3563 Digital Systems Design EE 3563 Comparators  Comparators determine if two binary inputs are equal  Some will signal greater than/less.
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
Chapter 6-1 ALU, Adder and Subtractor
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
CHAPTER 4 Combinational Logic
CSE115: Digital Design Lecture 20: Comparators, Adders and Subtractors Faculty of Engineering.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #9 Math Units ROMs.
ARITHMETIC MICRO OPERATIONS
Universal college of engineering & technology. .By Harsh Patel)
EE121 John Wakerly Lecture #6
ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits
1 ECE 545—Digital System Design with VHDL Lecture 1 Digital Logic Refresher Part A – Combinational Logic Building Blocks.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
ECE 2110: Introduction to Digital Systems Chapter 6 Review.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.
Explain Half Adder and Full Adder with Truth Table.
Arithmetic Circuits I. 2 Iterative Combinational Circuits Like a hierachy, except functional blocks per bit.
Presented by A. Maleki Fall Semester, 2010
Combinational Circuits
ECE 2110: Introduction to Digital Systems
Homework Reading Machine Projects Labs
Combinational Logic Circuits
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
EEL 3705 / 3705L Digital Logic Design
Combinatorial Logic Design Practices
HALF ADDER FULL ADDER Half Subtractor.
Boolean Algebra.
Homework Reading Machine Projects Labs
COMS 361 Computer Organization
Logic Circuits I Lecture 3.
Combinational Circuits
XOR Function Logic Symbol  Description  Truth Table 
Presentation transcript:

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs

Prev… XOR (2-level, 3-level)  Equivalent symbols  XNOR Parity Circuits (Odd, even)  Daisy chain  Tree

Adders/Subtractors Half Adder Full Adder Ripple Adder Full Subtractor Ripple Subtractor Adder/ Subtractor Circuit

Half Adder: adds two 1-bit operands Truth table : X Y HS=(X+Y) CO Y X H S CO

Full Adders: provide for carries between bit positions Basic building block is “full adder”  1-bit-wide adder, produces sum and carry outputs Truth table:

Full Adders: provide for carries between bit positions Basic building block is “full adder”  1-bit-wide adder, produces sum and carry outputs Truth table: XYCinSCout

Full Adders: provide for carries between bit positions Basic building block is “full adder”  1-bit-wide adder, produces sum and carry outputs Truth table: XYCinSCout S is 1 if an odd number of inputs are 1. COUT is 1 if two or more of the inputs are 1. Recall: Table 2-3, pp32

Full-adder circuit

Ripple adder Speed limited by carry chain Faster adders eliminate or limit carry chain  2-level AND-OR logic ==> 2 n product terms  3 or 4 levels of logic, carry look-ahead

74x283 4-bit adder Uses carry look-ahead internally

16-bit group-ripple adder

Subtraction Subtraction is the same as addition of the two’s complement. The two’s complement is the bit-by-bit complement plus 1. Therefore, X – Y = X + Y’ + 1

Full Subtractor = full adder, almost X,Y are n-bit unsigned binary numbers Addition : S = X + Y Subtraction : D = X - Y = X + (-Y) = = X+ (negative Y, in two’s complement) = X+ (Complement of all bits of Y) + 1 = X+ Y’+ 1

Full Subtractor = full adder, almost X,Y are n-bit unsigned binary numbers Addition : S = X + Y Subtraction : D = X - Y = X + (-Y) = = X+ (negative Y, in two’s complement) = X+ (Complement of all bits of Y) + 1 = X+ Y’+ 1

Using Adder as a Subtractor Ripple Adder can be used as a Subtractor by inverting Y and setting the initial carry ( CIN ) to 1

Using Adder as a Subtractor Ripple Adder can be used as a Subtractor by inverting Y and setting the initial carry ( CIN ) to 1

MSI Arithmetic Logic Units (ALU ) ALU performs Arithmetic and Logical Functions - A, B : 4 bits inputs - S3,S2,S1,S0 : Function select - M=0 : Arithmetic operations +=Plus, - = Minus M=1 : Logical operations : += OR,. =AND Example : Inputs Functions S3 S2 S1 S0 M=0 M= F= A-1+CIN F=A’ F= A-B-1+CIN F=A XOR B’ F= A+B+CIN F=A XOR B F=(A OR B)+ CIN F=A+B F= A+A+CIN F= F=A+CIN F=A S1 S2 S3 F1 F2 M CIN A0 S0 F0 B0 74x181 F3 COUT A1 B1 A2 B2 A3 B3 A=B P G

Chapter Summary Documentation Standards: - Gate symbols, Signals Active Levels, Bubble to Bubble Logic - Block diagram, Schematic Diagram, Timing Diagram. Combinational Logic design Structures: 1-Decoders : Binary Decoders, Cascading decoders 2-Encoders : Binary Encoder, Priority Encoder, Cascading Encoders, Encoder applications.

Chapter Summary 3- Multiplexers : MUX operation, Single/Multiple outputs MUX, Expanding MUXs 4- Demultiplexers : MUX/DMUX operation, Using Decoders as Demultiplexers. 5- XOR and XNOR Gates: Logic Symbols, Equivalent Symbols, Parity Circuits 6-Adders : Half Adder, Full Adder, Ripple Adder, Subtractor, Ripple Adder / Subtractor Unit, 7- Arithmetic/Logic Units of ALU

Next… Test 3 Reading Wakerly CH-7