Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.

Slides:



Advertisements
Similar presentations
Overview Part 1 – Gate Circuits and Boolean Equations
Advertisements

Overview Part 1 – Gate Circuits and Boolean Equations
Digital Components Introduction Gate Characteristics Logic Families
Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.
Logical Design.
Overview Part 2 – Combinational Logic Functions and functional blocks
Overview Part 1 - Storage Elements and Analysis
Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Verilog Part 2 – Chapter.
Charles Kime © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 7 – Registers and Register Transfers Part 3 – Control of.
Combinational Circuits
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 –Selected Design Topics Part 3 – Asynchronous.
Combinatorial Logic Circuit Diagrams - Programmable Implementation Devices Design Hierarchy reduces the complexity required to represent the schematic.
CPEN Digital System Design
Henry Hexmoor1 Chapter 3 Henry Hexmoor Types of Logic Circuits Combinational logic circuits: –Outputs depend only on its current inputs. –A combinational.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
EET 252 Unit 2 Integrated Circuit Technologies
Digital logic families
CSET 4650 Field Programmable Logic Devices
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
Combinational Circuit
Digital IC Family.
INTEGRATED CIRCUIT LOGIC FAMILY
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 2 –
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.
Transistors and ICs. The SCR SCR = SILICON CONTROLLED RECTIFIER In the family of semiconductors that includes transistors and diodes. Controls current.
Slide No. 1 Course: Logic Design Dr. Ali Elkateeb Topic: Introduction Course Number: COMP 1213 Course Title: Logic Design Instructor: Dr. Ali Elkateeb.
Chapter 4 Logic Families.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 7 – Registers and Register Transfers Part.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Verilog Part 3 – Chapter.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.
2016/7/21 Haifeng Liu 2014 Fall College of Computer Science and Technology, Zhejiang University Chapter 3 Combinational Logic Design.
Logic and Computer Design Fundamentals
Overview Part 2 – Combinational Logic Functions and functional blocks
6.
Overview Part 1 – Logic Circuits and Boolean Functions
EE2174: Digital Logic and Lab
Overview Part 1 – Gate Circuits and Boolean Equations
PROPAGATION DELAY.
Overview The Design Space Programmable Implementation Technologies
Overview Part 1 – Design Procedure Beginning Hierarchical Design
Overview Part 1 – The Design Space
Digital Computer Electronics TTL
CSE221- Logic Design, Spring 2003 Logic Technology
Combinational Circuits
Combinational Circuits
Presentation transcript:

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals

Chapter 6 - Part 1 2 Overview  Part 1 – The Design Space Integrated Circuits  Levels of Integration CMOS Circuit Technology  CMOS Transistor Models  Circuits of Switches  Fully Complementary CMOS Circuits  Technology Parameters  Part 2 – Propagation Delay and Timing  Part 3 – Asynchronous Interactions  Part 4 - Programmable Implementation Technologies

Chapter 6 - Part 1 3 Integrated Circuits  Integrated circuit (informally, a “chip”) is a semiconductor crystal (most often silicon) containing the electronic components for the digital gates and storage elements which are interconnected on the chip.  Terminology - Levels of chip integration SSI (small-scale integrated) - fewer than 10 gates MSI (medium-scale integrated) - 10 to 100 gates LSI (large-scale integrated) to thousands of gates VLSI (very large-scale integrated) - thousands to 100s of millions of gates

Chapter 6 - Part 1 4 MOS Transistor DD n-ChannelTransistor: OFF - no D-to-S Current 0Volts VV 0V

Chapter 6 - Part 1 5 MOS Transistor

Chapter 6 - Part 1 6 Switch Models for MOS Transistors  n-Channel – Normally Open (NO) Switch Contact  p-Channel – Normally Closed (NC) Switch Contact

Chapter 6 - Part 1 7 Circuits of Switch Models  Series  Parallel

Chapter 6 - Part 1 8 Fully-Complementary CMOS Circuit  Circuit structure for fully-complementary CMOS gate

Chapter 6 - Part 1 9 CMOS Circuit Design Example  Find a CMOS gate with the following function:  Beginning with F0, and using F  The switch model circuit in terms of NO switches:

Chapter 6 - Part 1 10 CMOS Circuit Design Example  The switch model circuit for F1 in terms of NC contacts is the dual of the switch model circuit for F0:  The function for this circuit is: which is the correct F.

Chapter 6 - Part 1 11 CMOS Circuit Design Example  Replacing the switch models with CMOS transistors; note input Z must be used.

Chapter 6 - Part 1 12 Technology Parameters  Specific gate implementation technologies are characterized by the following parameters: Fan-in – the number of inputs available on a gate Fan-out – the number of standard loads driven by a gate output Logic Levels – the signal value ranges for 1 and 0 on the inputs and 1 and 0 on the outputs (see Figure 1-1) Noise Margin – the maximum external noise voltage superimposed on a normal input value that will not cause an undesirable change in the circuit output Cost for a gate - a measure of the contribution by the gate to the cost of the integrated circuit Propagation Delay – The time required for a change in the value of a signal to propagate from an input to an output Power Dissipation – the amount of power drawn from the power supply and consumed by the gate

Chapter 6 - Part 1 13 Fan-out  Fan-out can be defined in terms of a standard load Example: 1 standard load equals the load contributed by the input of 1 inverter. Transition time -the time required for the gate output to change from H to L, t HL, or from L to H, t LH The maximum fan-out that can be driven by a gate is the number of standard loads the gate can drive without exceeding its specified maximum transition time

Chapter 6 - Part 1 14 Cost  In an integrated circuit: The cost of a gate is proportional to the chip area occupied by the gate The gate area is roughly proportional to the number and size of the transistors and the amount of wiring connecting them Ignoring the wiring area, the gate area is roughly proportional to the gate input count So gate input count is a rough measure of gate cost  If the actual chip layout area occupied by the gate is known, it is a far more accurate measure

Chapter 6 - Part 1 15 Terms of Use  All (or portions) of this material © 2008 by Pearson Education, Inc.  Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.  These materials or adaptations thereof are not to be sold or otherwise offered for consideration.  This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.