Presentation on SGS, Crystal Defects & Wafer Preparation Guided By MD. Mohiuddin Munna.

Slides:



Advertisements
Similar presentations
Objectives By the end of this section you should: know how the Lennard-Jones [12,6] potential describes the interaction between atoms be able to calculate.
Advertisements

Wafer Manufacturing Farshid Karbassian.
COSIRES2004 MD Simulation of Surface Smoothing due to Cluster Impact: Estimation of Radiation Damage T.Muramoto, K.Itabasi and Y.Yamamura Okayama University.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Deposition and Etching of Thin Films Nathaniel J. C. Libatique, Ph.D.
Fabrication Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Silicon crystal structure and defects.
How a chip is made November 15, 2011.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Creating Computer Chips Integrated Circuits. What is an IC? In the 1950s computers were built with vacuum tubes A vacuum tube is A single switch Produced.
ERC NSM Development of Forming Processes for Copper Components for The Stanford Linear Accelerator Master’s Thesis Project for Dan Hannan Graduate Research.
Wafer Preparation Mohammad Pourmand Course Lecturer: Dr. Jafari Panah
Chapter 3 Manufacturing Wafers 半導體製程 材料科學與工程研究所 張翼 教授.
Chapter 1 Crystal Growth Wafer Preparation.
Types of Solids Three general types 1. Amorphous ― with order only within a few atomonic and molecular dimensions (Fig. (a)) 2. Polycrystalline ― with.
Basic Crystallography 26 January 2015 Three general types of solids 1. Amorphous ― with order only within a few atomic and molecular dimensions (Fig. (a))
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
How Chips Are Made? May 21 st, Agenda Introduction How Chips are made? How Transistors are made? How Chips are made? Question and Answers.
Lecture on Integrated Circuits (ICs)
Chapter 4 Wafer Manufacturing and Epitaxy Growing
I.C. Technology Processing Course Trinity College Dublin.
Metallographic Sample Preparation and Examination Prepared by: Mahmoud R.M.Abusrea Teaching Assistant, MDP Dept. October,2008.
Importance of Materials Processing  All electronic devices & systems are made of materials in various combinations  Raw materials are far from the final.
Grinding is a process which utilizes the use of abrasive particles bounded together to produce superior surface finishing An abrasive: is a small, nonmetallic.
Single Crystal Cell P.V. By Ari lejfer & Luke Brown.
Doping and Crystal Growth Techniques. Types of Impurities Substitutional Impurities Substitutional Impurities –Donors and acceptors –Isoelectronic Defects.
Surface characterisation of Germanium detectors T.Engert 1,2, I.Kojouharov 1, J.Gerl 1, P.Nolan 2, Th.Krings 3 1 GSI, Darmstadt, Germany 2 University.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Enabling Nanotechnology Professors: Dr. Arif Sarwat Mr. Neil Ricks Educators: Henry Arendse Kent Landon Ebonie Williams.
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
Vacancies: -vacant atomic sites in a structure. Self-Interstitials: -"extra" atoms positioned between atomic sites. POINT DEFECTS CHAPTER 4: IMPERFECTIONS.
Fabrication of Microelectronic Devices
By: Kyle Logan MEEN  Crystals have special desired optical and electrical properties  Growing single crystals to produce gem quality stones 
STRUCTURAL IMPERFECTIONS (DEFECTS) IN CRYSTALLINE SOLIDS
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
Study of heat and chemical treatments effects on the surface of ultra-precision machined discs for CLIC X-band Accelerating Structure Review (24 Nov. 2014)
Io School of Microelectronic Engineering Lecture III Single Crystal Silicon Wafer Manufacturing.
Præsentation xx High resistivity, nitrogen-enriched FZ Si wafers for particle detectors Michał Kwestarz (PL), Jarosław Jabłoński (PL) Theis Sveigaard (DK),
Definition History Fabrication process Advantages Disadvantages Applications.
Farooq Ahmad Shah Manufacturing of Microprocessor.
Chapter 1 Basic semiconductor properties. What is a Semiconductor? Low resistivity : 10  6  10  4  cm => conductor High resistivity : 
Crystal Structure and Polysilicon Preparation
Welcome to CRYSYS The leading supplier of high quality GaAs substrates
SEMICONDUCTOR DEVICE FABRICATION
Abrasive and polishing material
Basic Planar Processes
Simplified process flow for bonding interface characterization
Exp.1: Preparation of Specimens for Metallographic Examination
Grinding Grinding is a process which utilizes the use of abrasive particles bounded together to produce superior surface finishing An abrasive: is a small,
Basic Crystallography
Basic Crystallography
Effective substrate cleaning before deposition
Silicon Epitaxial Wafer for Discrete
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
GWP.
Chapter 3:week 8 Solid State Chemistry Imperfections in Solid Materials Band theory, insulators, semi conductors p-type and n-type semiconductors and.
Imperfections in Solid Materials
SOLID STATE CHMISTRY By: Dr. Aamarpali
Device Fabrication And Diffusion Overview
SEMICONDUCTORS Properties
Optical Metallography. Metallography is the study of the physical structure and components of metals, by using microscopy. Introduction.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
Basic Crystallography
IC Fabrication Overview Procedure of Silicon Wafer Production
Basic Crystallography
CRYSTAL IMPERFECTIONS
Device Fabrication And Diffusion Overview
Presentation transcript:

Presentation on SGS, Crystal Defects & Wafer Preparation Guided By MD. Mohiuddin Munna

#Group Members# Chinmoy Das ( ) Nazmul Hossain ( ) Niloy Bonik ( ) Sohel Rana ( )

#Semiconductor Grade Silicon (SGS)# The highly refined silicon used for wafer fabrication. Also known as Electronic Grade Silicon. Has ultra high purity.

#Steps to obtaining SGS#

Obtaining MGS

#Steps to obtaining SGS# Pure Silicon Producing System

#Crystal Defects in Silicon# Interruption in the repetitive nature of the unit cell crystal structure. Aiso known as micro defect.

#Types of Defects# Point Defects: Localized crystal defect at the atomic level. Dislocations: Displaced unit cells. Gross Defects: Defects in crystal structure.

#Point Defects# Vacancy Defect Interstitial Defect Frenkel Defect

#Vacancy Defect#

#Interstitial Defect#

#Frenkel Defect#

#Dislocations#

#Gross Defects#

#Wafer Preparation# A process of preparing wafer including- Machining operations Chemical operations Surface polishing & Quality measures.

#Basic Process Flow#

#Steps’ Introduction# Crystal Growth Shaping Wafer Slicing Wafer lapping & edge grind Etching Polishing Cleaning Inspection Packaging

#Shaping Operations# End Removal Diameter Grinding

#Wafer Slicing#

#Wafer Lapping# Two-sided lapping operation to remove damage left by slicing. Performed under rotational pressure with pads & mixture of alumina or silicon carbide & glycerin.

#Edge Contour#

#Etching#

#Polishing#

#Cleaning# Wafers must be cleaned to achieve an ultraclean state. Wafers should be free of particles & contamination.

#Wafer Evaluation# Wafers need to be inspected carefully before packaging. Standard quality should be measured.

#Packaging# Finally wafers should be packaged carefully.

Here is the END of our presentation Thanks everyone for being with us