1 Adrian Stoica Jet Propulsion Laboratory 818-354-2190 ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

FPGA (Field Programmable Gate Array)
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
1 Demonstrations of Evolvable Systems Evolution on JPL EHW Testbed Details of EHW Pack (SW tools) platform for mixtrinsic evolution Evolution on JPL SABLES.
Department of Computer Science and Electrical Engineering.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.
Evolutionary Hardware Dmitry Berenson. What is Evolutionary Hardware? Automated Digital Circuit Design Automated Digital Circuit Design Automated Analog.
Evolvable Hardware: Brief introduction to the module Andy Tyrrell Department of Electronics B005 -
“Dunarea de Jos” University of Galati-Romania Faculty of Electrical & Electronics Engineering Dep. of Electronics and Telecommunications Assoc. Prof. Rustem.
CCLI PI 2008www.tech.uh.edu/rock COLLABORATIVE RESEARCH: REMOTE LABORATORY FOR OPTICAL CIRCUITS COURSES Driss Benhaddou and Deniz Gurkan University of.
EC1354 – VLSI DESIGN SEMESTER VI
1 Project Assignment Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.
IMA CIM Overview. IMA Mission “Provide a knowledge-sharing platform for business professionals where proven Internet.
Challenges in Implementation of FPAA/FPGA Mixed-signal Technology
AGENDA Welcome and introductions Brief introduction to PSI Mobile Technical Overview Demonstration Q and A Next Actions.
1. Optimization and its necessity. Classes of optimizations problems. Evolutionary optimization. –Historical overview. –How it works?! Several Applications.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Automated Calibration, Optimal tuning, Parameter adjustment) 5.2. Programmable.
Other Reconfigurable and Morphable Hardware 2.1. Reconfigurable hardware (switch-based). Devices, SW Tools, Potential for EHW 2.2. Field Programmable.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
ENG3050 Embedded Reconfigurable Computing Systems General Information Handout Winter 2015, January 5 th.
CS206Evolutionary Robotics Anatomy of an evolutionary robotics experiment: 1.Create a task environment. 2.Create the robot. 3.Create the robot’s brain,
Copyright © 2010 Pearson Education InternationalChapter Writing Reports and Proposals.
Stoica: Adaptive and Evolvable Hardware 1 JPL Co-PIs:Didier Keymeulen and Ricardo Zebulum Adrian Stoica NASA Jet Propulsion Laboratory California Institute.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, Brno
EL 3101 EL310 Hardware Description Languages Spring 2015 Instructor: Ilker Hamzaoglu Teaching Assistant: Ercan Kalalı Web Site:
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Enterprise Systems Architectures EGN 5621 Enterprise Systems Collaboration (Professional MSEM) Fall, 2012.
Copyright © 2010 Pearson Education, Inc. publishing as Prentice HallChapter Writing Reports and Proposals.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 Evolution on JPL SABLES (Stand-Alone Board-Level Evolvable System ) A platform for fast on-chip evolutionary experiments that is essential for scaling-up.
EE 201C Modeling of VLSI Circuits and Systems Chapter 1 Introduction
1 Electrono. 2 Vision Foster industry - academia collaboration to solve real-time engineering challenges Mission – 2013 To address the needs.
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Evolvable Hardware Questions What is it? Why do we want it? Who is it for? How do we get it?
ESA Harwell Robotics & Autonomy Facility Study Workshop Autonomous Software Verification Presented By: Rick Blake.
MITM613 Wednesday [ 6:00 – 9:00 ] am 1 st week. Good evening …. Every body.
A Software Engineering Model Based Curriculum Development Approach Leon Pan University of the Fraser Valley.
Evolvable Hardware (EHW) Topic Review S08*ENGG*6530 Antony Savich.
디지털제어 강의실 : 담당교수 : 고경철(기계공학부) 사무실 : 산학협력관 105B 면담시간 : 수시
Personal and ubiquitous robotics
User Needs and Behavior WXGB63083 Course Title Course Code Introductory Lecture.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Electrical Engineering
Tomas Pecenka, Lukas Sekanina, Zdenek Kotasek
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
ISTE Workshop Research Methods in Educational Technology
Introduction to Artificial Intelligence Instructor: Dr. Eduardo Urbina
Dr. Clincy Professor of CS
Presentation transcript:

1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous Systems

2 What is Evolvable Hardware Evolvable Hardware (EHW) is a new field at the confluence of Automatic Design, Artificial Intelligence, Reconfigurable Hardware, and Autonomous Systems. Its main objective is the development of flexible and survivable capable of intelligent self-configuration, self-tuning, and self-repair, that can adaptively change through reconfiguration or compensation to provide optimal signal processing, sensing and control, as well as survival in the presence of faults and degradation due to harsh environments. EHW techniques have already proven successful in automated design, automated calibration and tuning, and in-field adaptation of hardware systems, sensing, control and robotics. Reconfigurable HW Self-reconfigurable, evolvable Automated Design +Artificial/Computational Intelligence CS/Math Autonomous Systems

3 Course Content This course: –presents the fundamentals of EHW technology, –reviews existing and previews future reconfigurable devices, –explains algorithms and techniques for guiding automated design, optimization and self-configuration –illustrates operation with evolution-guided design and hardware self-configuration experiments, –provides application examples, and –covers specific difficulties and solutions for evolving complex systems and doing evolution with hardware in the loop.

4 Intended Audience The course is intended for engineers, managers, and other professionals who are involved in automated design, system optimization, and intelligent and adaptive hardware. It addresses issues needed in the development of autonomous systems, automatic calibration, and tuning. At the end of the course, participants should be able to design an evolution-driven optimization or evolvable hardware system for their particular area of application.

5 Course Organization Day 1. Fundamentals –Algorithms for self-configuration and evolution –Reconfigurable and morphable HW –Evolutionary structure design and optimization –Evolvable Hardware Day 2 Demonstrations and Applications –Demonstrations of Evolvable Systems –Application examples of evolvable systems –System aspects –Resources for EHW engineers Format 1 Breaks 30min Start 8:00am 8:00-9:30 L1 9:30-10:00 B1 10:00-11:30 L2 11:30 – 1:00 B2 1:00-2:30 L3 2:30-3:00 B3 3:00 - 4:30 L4 Format 2: B15 S830 8:30-10:00 L1 10: :15 B1 10:15-11:45 L2 11:45 – 1:15 B2 1:15-2:45 L3 2:45-3:00 B3 3:00 - 4:30 L4 Format 3: B15 S8 8:00-9:30 L1 9:30 - 9:45 B1 9:45-11:15 L2 11:15 – 12:45 B2 12:45-2:15 L3 2:15-2:30 B3 2:30 - 4:00 L4 A first optimization problem: Objective - Maximum satisfaction overall attendants, subject to individual constrains. Parameters: breaks duration, start time Format 3: B15 S 9 9:00-10:30 L1 10: :45 B1 10:45-12:15 L2 12:15 – 1:45 B2 1:45-3:15 L3 3:15-3:30 B3 3:30 - 5:00 L4

6 Selected issues for a better course and how you could help Practical job value to you of the material presented: Ask specific question. Tell us your problem or area. How well the instructor encouraged participation and discussion: Ask questions. Proposed discussion topics. Overall presentation: elementary – right-advanced Provide feedback to get it right. Your Expectations

7 STOP

8 Course Overview Introduction to EHW Reconfigurable and Morphable Hardware Algorithms for self-configuration and evolution Demonstrations of Evolvable Systems Application Examples System Aspects Resources for EHW Engineers

9 1. Introduction to EHW Vision EHW as Adaptive hardware Components of a EHW system Evolution of evolvable HW Automated design and adaptation by search/optimization techniques Evolution in Simulations and Evolution in Hardware EHW for flexibility and survivability of autonomous systems

10 2. Reconfigurable and Morphable Hardware Part 1Reconfigurable Electronic Hardware 2.1. Reconfigurable hardware (switch-based). Devices, SW Tools, Potential for EHW 2.2. Field Programmable Gate Arrays (FPGA) – Xilinx examples 2.3. Field Programmable Analog Arrays (FPAA) – Anadigm Examples 2.4. Field Programmable Transistor Arrays (FPTA) – JPL examples Part 2 Other Reconfigurable and Morphable Hardware 2.5. Reconfigurable antennas 2.6. Other reconfigurable structures 2.7. Speed of reconfiguration, partial reconfiguration, context-switching 2.8. Morphable hardware (no switches). Fine changes and tuning Morphable Materials and devices Polymorphic circuits

11 3. Algorithms for self-configuration and evolution General perspective on search, optimization and adaptation algorithms Essence of evolutionary algorithms Details of operation of Genetic Algorithms Multi-criteria optimization, Hybrid Search

12 4. Demonstrations of Evolvable Systems Evolution on JPL EHW Testbed Details of EHW Pack (SW tools) Platform for mixtrinsic evolution Evolution on JPL SABLES (Stand-Alone Board-Level Evolvable System) Half-Wave rectifier Adaptive Filters, Digital circuits

Programmable compensation for analog circuits (Automated Calibration, Optimal tuning, Parameter adjustment) 5.2. Programmable delays in high-speed digital circuits (Clock skew compensation) 5.3. Automated discovery/invention by Evolutionary Algorithms (Creative Design) 5.4. EDA Tools, analog circuit design 5.5. Adaptation to extreme temperature electronics (Survivability by EHW) 5.6. Fault-tolerance and fault-recovery 5.7. Evolvable antennas (In-field adaptation to changing environment) 5.8. Adaptive filters (Function change as result of mission change) 5.9 Evolution of controllers 5. Application Examples

14 6. System Aspects Integration Need for upfront complete specifications Behavioral vs structural specification Languages for evolvable hardware Verification and validation On-line vs off-line evolution Techniques to reduce evaluation time

15 Events –EHW-dedicated conferences –EHW-related events A guide to published literature and on-line resources –Journals –Books –Selected Articles –On line resources A guide to tools –Software –Hardware A guide to people and programs –Research topics, labs and individual researchers –Sponsors and funding programs 7. Resources for EHW Engineers