Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

Slides:



Advertisements
Similar presentations
Jon Guerber, Hariprasath Venkatram, Taehwan Oh, Un-Ku Moon
Advertisements

MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.
By: Ali Mesgarani Electrical and Computer Engineering University of Idaho 1.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1.
Introduction of Analog to Digital Converter YZU EE VLSI Lab 3524 Yan-Chu Chou.
EE5316 CMOS MIXED SIGNAL IC DESIGN – PRESENTATION 1 (SELECTION OF ARCHITECTURE) DIGITAL TO ANALOG CONVERTER - Rushabh Mehta, Manthan Sheth The University.
Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.
Fischer 08 1 Analog to Digital Converters Nyquist-Rate ADCs  Flash ADCs  Sub-Ranging ADCs  Folding ADCs  Pipelined ADCs  Successive Approximation.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
NSoC 3DG Paper & Progress Report
1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.
Algorithmic (Cyclic) ADC
ADC Performance Metrics, Measurement and Calibration Techniques
Analog-to-Digital Converters
Introduction to Analog-to-Digital Converters
PH4705/ET4305: A/D: Analogue to Digital Conversion
High-speed Current- based Comparators ECE 1352 Presentation By: Duy Nguyen.
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
Pipelined ADC Data Converters Pipelined ADCs Professor Y. Chiu
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.
A 10 bit,100 MHz CMOS Analog- to-Digital Converter.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
FE8113 ”High Speed Data Converters”
Introduction to Adaptive Digital Filters Algorithms
Graduate Category: Engineering and Technology Degree Level: Ph.D. Abstract ID# 122 On-Chip Spectral Analysis for Built-In Testing and Digital Calibration.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,
FE8113 ”High Speed Data Converters”. Part 3: High-Speed ADCs.
A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
DESIGN OF LOW POWER CURRENT-MODE FLASH ADC
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
1 Successive Approximation Analog-to- Digital Conversion at Video Rates 指導教授 :汪輝明 學 生:陳柏宏.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
New Power Saving Design Method for CMOS Flash ADC Institute of Computer, Communication and Control, Circuits and Systems, July 2004 IEEE 班級 :積體碩一 姓名 :黃順和.
1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一 學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.
A 10b Ternary SAR (TSAR) ADC with Decision Time Quantization Based Redundancy Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, Un-Ku Moon.
1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
Analog to Digital Converters
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Masaya Miyahara, James Lin, Kei Yoshihara and Akira Matsuzawa Tokyo Institute of Technology, Japan A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Sill Torres: Pipelined SAR Pipelined SAR with Comparator-Based Switch-Capacitor Residue Amplification Pedro Henrique Köhler Marra Pinto and Frank Sill.
A high speed 10 to 12 bits pipe line ADC, design proposal for ECAL
B.Sc. Thesis by Çağrı Gürleyük
High speed 12 bits Pipelined ADC proposal for the Ecal
R&D activity dedicated to the VFE of the Si-W Ecal
Digital Error Correction
Pedro Henrique Köhler Marra Pinto and Frank Sill Torres
6-bit 500 MHz flash A/D converter with new design techniques
Analog to Digital Converters
Nonlinearities for current-steering DACs
Chapter 10 Figure 07.
Propagation Time Delay
Chapter 10 Figure 07.
Presentation transcript:

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang

2 Presentation Outline Introduction to Pipelined A/D converters Why is Calibration Technique of interest Performance Limitations Evolution of Digital Calibration Future challenges Conclusion

3 Pipeline ADCs High resolution and high speed at the same time. Processing rate = 1 sample per cycle. Sample-hold amplifier at the input. Latency = N. N clock cycles to process each input signal. Compact area and efficient power dissipation Switch capacitor implementation in CMOS technologies. Capability for high-precision sampling and charge transfer.

4 Pipeline ADCs Figure 1: N-bit pipeline ADC with 1-bit/stage resolution. [5]

5 Performance Limitations Resolution Quantization error ENOB – Effective number of bits. Commonly used metric for characterizing the performance of non-ideal quantizers. INL – Integral Nonlinearity Error DNL – Differential Nonlinearity Error. Monotonicity.

6 Why Digital Calibration? Improve resolution Without any calibration, the pipelined ADC is generally limited to approx bits of resolution. [1]-[2] With Digital Calibration, resolution higher than 14 bits can be achieved. [3]-[4] Improve capacitor mismatch, comparator offset, charge injection, finite op-amp gain, and capacitor nonlinearity contributing to DNL

7 Digital Calibration Missing decision levels result when the input of any of the stages exceeds the full scale due to mismatches. The missing decision levels can be eliminated, by using gain less than 2 and 2 to 3 more stages of pipeline, which gives enough redundancy in the analog decision levels.

8 Digital Calibration Figure 2: Digital Calibration applied to Stage 11. [4]

9 Digital Calibration Figure 3: Single-ended 2x residue amplifier: a) circuit diagram; b) during phase1; c) during phase2. [5]

10 Digital Calibration Figure 4: Digital Calibration. [4]

11 Current Techniques Correction algorithms taking place continuously. Corrects time-varying inaccuracies caused by supply and temperature variations. [7] Measure the offset during normal converter operations.

12 Current Techniques Figure 5: A Radix bit Switch Capacitor stage for background Calibration. [5]

13 PRO / CON PRO Improve accuracy and resolution compared to not having any calibration circuits. With calibration techniques, resolution can be improved significantly. CON Additional Area. Complexity of the circuit increases.

14 Future Challenges With newer processes, better capacitor matching is required. Minimize the usage of additional circuitry. Further optimization in techniques should improve area utilization and reduce power consumption.

15 Digital self-calibration technique based on radix < 2 applied to a pipeline ADC was discussed. This technique accounts for capacitor mismatch, comparator offset, finite op-amp gain, and for DNL error contributed by circuit nonlinearities. Original Digital Calibration techniques executed calibration procedures at the initial turn-on stages. However, more recent methods use continuous calibration techniques, to compensate for the constant variations in supply and temperature. Conclusion

16 References [1] S. H. Lewis, H. S. Fetterman, G. F. Gross, R. Ramachandran, and T. R. Viswanathan, “A 10-b 20- Msample/s analog-to-digital converter,” IEEE J. Solid- State Circuits, vol.27, pp , Mar [2] T. Byunghak and P. R. Gray, “A 10-b 20-Msample/s 35-mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, pp , Mar [3] M. K. Mayes and S. W. Chin, “A 200-mW 1- Msample/s 16-b, pipelined A/D converter with on-chip 32-b microcontroller,” IEEE J. Solid-State Circuits, vol. 31, pp , Dec

17 References [4] A. N. Karanicolas, H. S. Lee and K. L. Bacrania, “A 15-b 1-Msample/s digitally self-calibrated pipeline ADC,” IEEE J. Solid-State Circuits, vol. 28, pp , Dec [5] U. Moon, J. Steensgaard, and G. Temes, “Digital techniques for improving the accuracy of data converters, “IEEE Comm. Magazine, pp , Oct [6] H. C. Liu, Z. M. Lee, J. T. Wu, “A Digital background calibration technique for pipelined analog-to-digital converters,” IEEE, pp. I I-884, 2003.

18 References [7] U. Moon and B. Song, “Background digital calibration techniques for pipelined ADCs,” IEEE Trans. Circuits Syst. II, pp , Feb [8] H. S. Lee, D. A. Hodges and P. R. Gray, “A self- calibrating 15-bit CMOS A/D converter,” IEEE J. of Solid-State Circuits, vol. 19, pp , Dec [9] D. A. Johns, K. Martin, “Analog Integrated Circuit Design.” John Wiley & Sons, Inc. New York, [10] W. Law, J. Guo, C. T. Peach, W. J. Helms, and D. J. Allstot, “A Monotonic Digital Calibration Technique for Pipelined Data Converters,” ISCAS2003, Vol. 1, pp. I873-I876, May 2003.

19 Questions?