Actel Power Supply Transient Evaluation on RTAX-S/SL and RTSX-SU Devices Solomon Wolday, Roopa Kaltippi, Antony Wilson September 2, 2009.

Slides:



Advertisements
Similar presentations
Slides based on Kewal Saluja
Advertisements

Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.
Leveraging Software to Enhance Timing Analysis for Actel RTAX-S Devices Johnny Chung Corporate Applications Engineering Actel Corporation MAPLD 2005.
RTSX-S and RTSX-SU Reliability Test Vehicles Daniel K. Elftmann Director Product Engineering Richard Katz Head Grunt Office of Logic Design Igor Kleyner.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Analogue to Digital Conversion
Power Line Network. 2 Confidential and Proprietary to Littelfuse, Inc. © 2006 Littelfuse, Inc. All rights reserved. POWER LINE NETWORK Power Line Network.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Design of a 1-D Sonic Anemometer MDR Presentation Group Members: Vanessa Dubé, Michael Jao, Chethan Srinivasa, Robert Vice Advisors: Professor Jackson.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
LabView Users Group Meeting June 20 th, 2006 Process Control Using Compact Field Point/Labview Real-time Michael Tockstein Microelectronics Technology.
Submission 1003Baranski1 Reliability Studies on Aeroflex’s RadHard ViaLink TM PROM Brian Baranski, Anthony Jordan, and Craig Hafer Aeroflex Colorado Springs.
© 2003 Xilinx, Inc. All Rights Reserved Power Estimation.
2005 MAPLD, Paper 240 JJ Wang 1 Total Ionizing Dose Effect on Programmable Input Configurations J. J. Wang, R. Chan, G. Kuganesan, N. Charest, B. Cronquist.
Global Timing Constraints FPGA Design Workshop. Objectives  Apply timing constraints to a simple synchronous design  Specify global timing constraints.
INTEGRATED CIRCUIT LOGIC FAMILY
(and it’s dual, VDD Bounce)
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
MAPLD 2005 / E134 Rockett A 0.15  M Radiation-Hardened Antifuse Field Programmable Gate Array Technology The RH AX250-S production installation effort.
MonsonPeer Review – 24 October 2013 SPP/FIELDS LNPS PEER REVIEW Steven Monson University of Minnesota 1.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
RTAX-S Qualification and Reliability Data September 7-9, MAPLD International Conference Minal Sawant Ravi Pragasam Solomon Wolday Ken O’Neill.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
XPower for CoolRunner™ XPLA3 CPLDs. Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power.
New Burn In (BI) Methodology for testing of blank Actel 0.15  m RTAX-S FPGAs September 7 th – 9 th, 2005 Minal Sawant Solomon Wolday Paul Louris Dan Elftmann.
LaRC 158/MAPLD 2004 Robert F. Hodson, NASA LaRC Kevin Somervill, NASA LaRC Mark Jones, NASA LaRC Guy Gibson, Northrop Grumman Actel Compact PCI Signal.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Actel RTAX-S FPGA Reliability Summary Kangsen Huey, HiRel Program Manager Ravi Pragasam, Senior Marketing Manager.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
Creating and Managing File Systems. Module 5 – Creating and Managing File Systems ♦ Overview This module deals with the structure of the file system,
Introduction to Power Electronics and Modules by Prof. DC Hopkins, © 2002 Your Marketing Group at Celestica Power www. celestica. com.
1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published.
By Hadi Yadavari (Presenter) B. Sal, M. Altun, E.N. Erturk, B. Ocak
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
126 / MAPLD2004Lake1 Life Test Effects on the Aeroflex ViaLink™ FPGA Ronald Lake Aeroflex Colorado Springs.
12004 MAPLD/1002Katz Propagation Delay Stability in Logic Devices Richard B. Katz NASA Office of Logic Design 2004 MAPLD International Conference September.
Project Description Title: Room temperature monitoring based on ambient light level threshold Overview: An Arduino monitors the ambient light in a room.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
BR 1/991 FPGA Timing Models Most FPGA and CPLD vendors provide a timing model in their data sheets that allow estimation of path delays. Some example path.
Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.
Physical Properties of Logic Devices Technician Series Created Mar
Actel A54SX-A and RTSX-SU Reliability Testing Update Antony Wilson, Minal Sawant, and Dan Elftmann.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Actel Antifuse FPGA Information – Radiation Tests Actel Antifuse FPGA – A54SX72A 72K gates 208 pqfp package 2.5v to 5.0v I/O tolerant $62 each for tested.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.
1 MAPLD2005/1004 sakaide Evaluation of Actel FPGA Products by JAXA Yasuo SAKAIDE 1, Norio NEMOTO 2 Kimiharu Kariu 1, Masahiko Midorikawa 1, Yoshiya Iide.
Issues in FPGA Technologies
Production and Test of a readout chip for the ALICE SDD Experiment
The 8085 Microprocessor Architecture
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Digital Fundamentals Floyd Chapter 7 Tenth Edition
The 8085 Microprocessor Architecture
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Propagation Delay Stability in Logic Devices
Manufacturing Screens for Assuring FPGA Operating Reliability
Reliability Analysis of the Aeroflex ViaLink™ FPGA
AGENDA INTRODUCTION CELLS AND COMPONENTS PV PERFORMANCE
Topics Antifuse-based FPGA fabrics: Flash-based FPGAs Actel.
MSP432™ MCUs Training Part 6: Analog Peripherals
The 8085 Microprocessor Architecture
AGENDA INTRODUCTION CELLS AND COMPONENTS PV PERFORMANCE
Life Test Effects on the Aeroflex ViaLink™ FPGA
Plc & scada applications
Presentation transcript:

Actel Power Supply Transient Evaluation on RTAX-S/SL and RTSX-SU Devices Solomon Wolday, Roopa Kaltippi, Antony Wilson September 2, 2009

Actel Corporation © Agenda  Background  Experiment Vehicles  RTAX2000S and RTSX72SU  Enhanced Antifuse Qualification (EAQ) design  Summary of Experiments  RTAX-S/SL Summary  RTSX-SU Summary  Additional Reliability Testing  Conclusion

Actel Corporation © Background  Single Event Effect (SEE) events can cause momentary power supply transients on third-party RH power regulators  The output of the regulator can be as high as the regulator input  The high transient voltages last for durations on the order of microseconds  This results in overstress for all devices powered by these regulators  Investigations were completed by Actel to study the effects of the overshoots  This presentation summarizes the experiments and data collected

Actel Corporation © Experiment Vehicles  Experiments were completed on RTAX-S/SL and RTSX-SU devices  Devices from multiple wafer lots were stressed thereby eliminating process variations  RTAX2000S-CQ352B  Second largest device in the RTAX-S/SL device family  Same device used for the qualification of initial RTAX-S qualification  Devices programmed with the EAQ design  Design utilizes 98.6% of device logic  RTSX72SU-CQ256B  The larger device in the RTSX-SU device family  Same device and package used for the RTSX-SU qualification  Devices programmed with EAQ design  Design utilizes 99.9% of device logic

Actel Corporation © EAQ Design Overview  Enhanced Antifuse Qualification (EAQ) design  Design used for study of antifuse reliability experiment  EAQ design has four different test blocks

Actel Corporation © EAQ Design Overview (Cont’d)  EAQ design fully utilizes device logic  Design has high perceptibility delay measurements  Multiple delay lines of combinatorial modules per device  Design exercises all device features  Array test block  Covers registers and combinatorial logic  I/O test block  Covers both input and output buffers of each I/O  RAM test block  Utilizes all SRAM blocks in the devices  All logic and I/O toggled during stress experiment

Actel Corporation © Stress Setup  Setup used to stress the RTAX-S/SL and RTSX- SU devices  Setup ensures that there is no current limiting during stress  Device Under Test (DUT) stressed with exact applied stress pulse  Enables flexibility to control stress amplitude and duration  Stress applied on one power supply at a time

RTAX-S Stress

Actel Corporation © RTAX-S/SL AC Transient Stress  RTAX-S/SL nominal operating conditions  Both V CCA and V CCI /V CCDA power supplies were stressed  Stress applied separately on the two power supply levels  Clocks were running at 20MHz during these experiments  Functionality of devices also monitored during stress Power SupplyNominal Level V CCA 1.5V V CCI 3.3V V CCDA 3.3V

Actel Corporation © RTAX-S/SL AC Transient Stress (Cont’d)  Devices were programmed with the EAQ design  All stress tests were performed at room temperature  Pre and post stress functional and parametric data collected  Delta calculations performed for each parametric test  26 RTAX2000S devices were stressed with above conditions  Devices collected from 2 different wafer lots  All 26 devices passed functional parametric testing  No out of family delay shifts or parametric deltas were observed  Summary of test results below Number of DeviceAC Stress LevelResult 26V CCA = 4.0VPass 26V CCI /V CCDA = 6.0VPass

Actel Corporation © RTAX-S/SL DC Stress  Both V CCA and V CCI /V CCDA power supplies were stressed  V CC increased from nominal level by increments of 0.1V  Clocks were running at 20MHz during these experiments  Summary of test results shown below Number of DeviceDC Stress LevelResult 26V CCA = 3.5VPass 26V CCI /V CCDA = 5.5VPass

RTSX-SU Stress

Actel Corporation © RTSX-SU AC Transient Stress  RTSX-SU nominal operating conditions  Both V CCA and V CC power supplies were stressed  Clocks were running at 20MHz during these experiments  Functionality of devices also monitored during stress Power SupplyNominal Level V CCA 2.5V V CCI 5.0V

Actel Corporation © RTSX-SU AC Transient Stress (Cont’d)  Devices were programmed with the EAQ design  All stress tests were performed at room temperature  Pre and post stress functional and parametric data collected  Delta calculations performed for each parametric test  27 RTSX72SU-CQ256 devices were stressed with above conditions  Devices collected from 3 different wafer lots  All 27 devices passed functional parametric testing  No out of family delay shifts or parametric deltas were observed  Summary of test results below Number of DeviceAC Stress LevelResult 27V CCA = 5.5VPass 27V CCI = 7.5VPass

Actel Corporation © RTSX-SU DC Stress  Both V CCA and V CCI power supplies were stressed  V CC increased from nominal level by increments of 0.1V  Clocks were running at 20MHz during these experiments  Summary of test results shown below Number of DeviceDC Stress LevelResult 27V CCA = 4.5VPass 27V CCI = 6.5VPass

Actel Corporation © Additional Reliability Testing  All devices in the preceding experiments were then processed through Group C life test  To understand long term reliability concerns  Dynamic programmed burn-in at maximum specified V CC conditions  Group C experiments completed with 1000hrs burn-in at ambient temperature of 125°C  Functional and parametric data analysis completed at 168hrs and 500hrs pull-points  All devices passed functional and parametric tests  No out of family deltas or parametric shifts were observed

Actel Corporation © RTAX-S/SL and RTSX-SU Damage Levels  Additional experiments were completed to determine voltage levels at which permanent damage occurs  Damage was only possible with DC stress  AC transient stresses were not able to cause damage with available setup  Damage only occurred on V CCA supplies  Permanent damage levels  I CC increase and functional failures were observed at damage levels Device V CCA Nominal Level Damage Level RTAX-S/SL1.5V5.0V RTSX-SU2.5V6.0V

Actel Corporation © Conclusion  Devices were stressed beyond their absolute maximum rated conditions using DC and AC stress  Outcome of the study indicates RTAX-S/SL and RTSX-SU devices are robust and reliable  RTAX-S/SL devices withstood AC transients exceeding nominal voltages by 1.8X on V CCI /V CCDA and 2.6X on V CCA  RTSX-SU devices withstood AC transients exceeding nominal voltages by 1.5X on V CCI and 2.2X on V CCA  Customers are still advised against stressing beyond the conditions outlined in the datasheet  The RTAX-S and RTSX-SU are designed to withstand high voltages applied during programming  Far more tolerant to voltage overshoots than other technologies