Intel Pentium II Processor Brent Perry Pat Reagan Brian Davis Umesh Vemuri.

Slides:



Advertisements
Similar presentations
Computer Organization and Assembly Languages Yung-Yu Chuang
Advertisements

Intel MP.
Computer Organization and Architecture
Computer Organization and Architecture
CS2422 Assembly Language & System Programming September 19, 2006.
IA-32 Processor Architecture
Processor Technology and Architecture
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
CS2422 Assembly Language & System Programming November 28, 2006.
Chapter 12 Three System Examples The Architecture of Computer Hardware and Systems Software: An Information Technology Approach 3rd Edition, Irv Englander.
IA-32 Architecture COE 205 Computer Organization and Assembly Language Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University.
Assembly Language for Intel-Based Computers Chapter 2: IA-32 Processor Architecture Kip Irvine.
Microprocessors Introduction to ia32 Architecture Jan 31st, 2002.
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 2: 80386DX Internal Architecture & Data Organization.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2014 Lecture 4: x86 memory.
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
CS854 Pentium III group1 Instruction Set General Purpose Instruction X87 FPU Instruction SIMD Instruction MMX Instruction SSE Instruction System Instruction.
An Introduction to IA-32 Processor Architecture Eddie Lopez CSCI 6303 Oct 6, 2008.
Assembly Language for Intel-Based Computers, 5th Edition
Irvine, Kip R. Assembly Language for x86 Processors 6/e, IA-32 Processor Architecture Modes of operation Basic execution environment Floating-point.
CEG 320/520: Computer Organization and Assembly Language ProgrammingIntel Assembly 1 Intel IA-32 vs Motorola
Assembly Language for Intel-Based Computers, 4 th Edition Chapter 2: IA-32 Processor Architecture (c) Pearson Education, All rights reserved. You.
The Pentium Processor.
The Pentium Processor Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
The Pentium Processor Chapter 3 S. Dandamudi.
Multitasking Mr. Mahendra B. Salunke Asst. Prof. Dept. of Computer Engg., STES SITS, Narhe, Pune-41 STES Sinhgad Institute of Tech. & Science Dept. of.
1 Fundamental of Computer Suthida Chaichomchuen : SCC
Low Level Programming Lecturer: Duncan Smeed Overview of IA-32 Part 1.
Fall 2012 Chapter 2: x86 Processor Architecture. Irvine, Kip R. Assembly Language for x86 Processors 6/e, Chapter Overview General Concepts IA-32.
The x86 Architecture Lecture 15 Fri, Mar 4, 2005.
IA32 (Pentium) Processor Architecture. Processor modes: 1.Protected (mode we will study) – 32-bit mode – 32-bit (4GB) address space 2.Virtual 8086 modes.
1 ICS 51 Introductory Computer Organization Fall 2009.
Other Processors. Having learnt MIPS, we can learn other major processors. Not going to be able to cover everything; will pick on the interesting aspects.
EEL5708/Bölöni Lec 8.1 9/19/03 September, 2003 Lotzi Bölöni Fall 2003 EEL 5708 High Performance Computer Architecture Lecture 5 Intel 80x86.
Chapter 2 Parts of a Computer System. 2.1 PC Hardware: Memory.
AMD K-6 Processor Evaluation. Registers AMD-K6 Registers General purpose registers Segment registers Floating point registers MMX registers EFLAGS register.
Computers organization & Assembly Language Chapter 1 THE 80x86 MICROPROCESSOR.
Intel Multimedia Extensions and Hyper-Threading Michele Co CS451.
Sahar Mosleh California State University San MarcosPage 1 Intel IA-32 Architecture This lecture describes the architecture of the Intel IA-32 processor.
INTRODUCTION TO INTEL X-86 FAMILY
Chapter 2 The Microprocessor Architecture Microprocessors prepared by Dr. Mohamed A. Shohla.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures.
What is a processor ? A “Processor," is a small chip that resides in computers and other electronic devices. It also called “Brain ” of a computer. It.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
1 x86 Programming Model Microprocessor Computer Architectures Lab Components of any Computer System Control – logic that controls fetching/execution of.
BITS Pilani Pilani Campus Pawan Sharma Lecture / ES C263 INSTR/CS/EEE F241 Microprocessor Programming and Interfacing.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Intel MP Organization. Registers - storage locations found inside the processor for temporary storage of data 1- Data Registers (16-bit) AX, BX, CX, DX.
Chapter 12 Processor Structure and Function. Central Processing Unit CPU architecture, Register organization, Instruction formats and addressing modes(Intel.
Chapter Overview General Concepts IA-32 Processor Architecture
Assembly language.
x86 Processor Architecture
History – 2 Intel 8086.
Basic Microprocessor Architecture
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures
CS 301 Fall 2002 Computer Organization
The Microprocessor & Its Architecture
Assembly Language (CSW 353)
Computer Architecture CST 250
Introduction to Microprocessor Programming
Other Processors Having learnt MIPS, we can learn other major processors. Not going to be able to cover everything; will pick on the interesting aspects.
CSC 497/583 Advanced Topics in Computer Security
Computer Architecture and System Programming Laboratory
Presentation transcript:

Intel Pentium II Processor Brent Perry Pat Reagan Brian Davis Umesh Vemuri

Pentium II Topics Speed and Performance Registers Instruction Set Factors Affecting Performance Future of the PII

Overview of Intel Pentium II Microprocessor Speed Introduction of the Pentium II Microprocessor 233Mhz, 266Mhz, 300Mhz 0.35 Micron Chip Based on the 440LX Chip Set Expansion of the Pentium II Microprocessor Family 333Mhz, 350Mhz, 400Mhz, 450Mhz 0.25 Micron Chip Based on the 440BX Chip Set

The Advantage of 0.25 Micron Technology Increased Processor Speeds by 60% Lowered of voltage across the processor Doubled the Density of the 0.35 Micron Chip More transistors per chip The Advantage of the 440BX Chip Set One basic motherboard design: Supported all Pentium II processor speeds of 233MHz and higher Supported both 100-MHz or 66-MHz system and memory bus designs.

Pentium II Registers 16 registers grouped as: –general-purpose registers - 8 registers for operands and pointers –segment registers - hold pointers to specific segments in memory –status and control registers - allow change of state of CPU processing

General Purpose Registers EAX - accumulator for results data and operands EBX - pointer for accessing data in DS segment ECX - counter for loop and string operations EDX - Input/Output pointer ESI - source pointer for string operations EDI - destination pointer for string operations EBP - pointer to data on stack pointed to by SS segment ESP - stack pointer (use for other purposes can cause unforeseen complications)

Segment Registers 16-bit registers that hold pointers called segment selectors that point to specific segments in memory These segment registers are called CS, DS, SS, ES, FS, and GS

Segment Registers (con’t) DS, ES, FS and GS segments point to 4 reserved data segments in memory CS register is the register for the code segment SS register is a register that points to a stack segment where procedure stack for executing tasks is stored

EFLAGS Register Composed of: –set of system flags –set of status flags –a control flag Bits 1, 3, 5, 15, and are reserved for non-software level access

EFLAGS Register (con’t) Vital to multi-tasking or task switching operations –EFLAGS register contents saved to the task status segment when suspending or switching from a task –EFLAGS register loaded with task status segment when reactivating or switching to a task

Pentium II Instruction Set Can be simplified into three major groups: –Integer Instructions –MMX Instructions –Floating Point Instructions

Integer Instructions perform the integer arithmetic, logic, and program flow control operations necessary for application programmers data transfer binary arithmetic decimal arithmetic logic shift and rotate bit and byte control transfer string, flag control segment register These instructions can further be broken down into:

MMX Instruction Set New instructions added with creation of late P5 model and Pentium II processors utilized by multimedia applications providing enhanced performance Consists of these sub-categories: –MMX data transfer, MMX conversion, MMX packed arithmetic, MMX comparison, MMX logic, MMX shift and rotate, and MMX state management

Floating Point Instructions Executed by CPU’s Floating Point Unit (FPU) operate on floating-point, extended integer, and binary-coded decimal (BCD) operands Consists of these sub-categories: –data transfer, basic arithmetic, comparison, transcendental, load constants, and FPU control

Factors Affecting Performance Three-way Superscalar Architecture Pipelining Architecture Dynamic Execution

Superscalar Architecture Parallel Processing –Decoding –Dispatching –Retiring Implemented through a pipelined architecture

Pipeline Architecture 12 stages that support execution out of order 4 components –Fetch/Decode Unit –Dispatch/Execute Unit –Retire Unit –Instruction Pool

Pipeline Architecture

Dynamic Execution Consists of three facets: –Branch Prediction –Dynamic Data Flow Analysis –Speculative Execution Keeps Pipeline full and improves performance

Branch Prediction Keeps processing pipeline full Decoding of instructions beyond the current instruction set Follows instruction through calls and returns

Dynamic Data Flow Analysis Instruction execution out of order Analysis of registers in processor Performed by the dispatch/execute unit

Speculative Execution Ties two previous facets together Maintains the integrity of instructions Instructions are committed in the correct order

First quarter of 1999 Introduction of a processor code named "Katmai” targeted at the desktop market segment 450Mhz, 500MHz Mid to Late Mhz “Coppermine” Pentium II chip - will scale up towards 800Mhz with.18 micron process 700Mhz Pentium II Xeon chip - designed for demanding server use The Future of Pentium II Microprocessor