Processor implementation on Altera DE2 Development and Education Board

Slides:

Advertisements

Similar presentations

System Digital Encoder, Decoder, and Contoh Penerapanya.

Advertisements

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD HDL Code Generation using MATLAB/Simulink Milica Ristović, Slobodan Lubura University of East.

Code Converters, Multiplexers and Demultiplexers

Stop Watch Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011.

EE296 Working with FPGA’s. (Field Programmable gate array) Team name: Altezza Team members: Richard Phomsouvanh (FPGA expert) Jason Leong (VHDL expert)

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

Altera DE2 Board and Quartus II Software ECE 3450 M. A. Jupina, VU, 2014.

Synchronous Sequential Circuit Design Digital Clock Design.

1 Chapter 6 Functions of Combinational Logic. 2 Figure 6--1 Logic symbol for a half-adder Adder.

Advanced FPGA Based System Design Lecture-5-6 Introduction to VHDL By: Dr Imtiaz Hussain 1.

Chapter 1 Number Systems and Codes William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle.

Synchronous Sequential Circuit Design

Figure 1.1 The Altera UP 3 FPGA Development board

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –

Introduction to Digital Design Lab Project

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

An Introduction to VHDL Using Altera’s Quartus II IDE Dr. William M. Jones Coastal Carolina University Numbers and Bytes Meeting 20 OCT 2008.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Functions of Combinational Logic

Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Number System. Number Systems Important Number systems – Decimal – Binary – Hexadecimal.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

ASIC 121: Practical VHDL Digital Design for FPGAs Tutorial 1 September 27, 2006.

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Reaction Timer Project

Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

Introduction to Combinational Verilog EECS270 rev 9/25/12.

 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

Magnitude Comparator Dr. Ahmed Telba.

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Principles & Applications

Teaching Digital Logic courses with Altera Technology

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

Digital Electronics Principles & Applications Fifth Edition Chapter 2 Numbers We Use in Digital Electronics ©1999 Glencoe/McGraw-Hill Roger L. Tokheim.

ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and ISim. Using Seven-Segment Displays, Buttons, and Switches.

Performed by: Or Rozenboim Gilad Shterenshis Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.

Explain Half Adder and Full Adder with Truth Table.

LOGO of partner institution Building Network of Remote Labs for strenghthening university- secondary vocational schools collaboration THE USAGE OF FPGA.

Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.

Digital Logic Design Ch1-1. Digital Logic Design Ch1-2 Introduction to digital logic (logic gates, flip-flops, circuits) Definition of Digital Logic 

LAB #5 Modular Design and Hierarchy using VHDL

Introduction to the FPGA and Labs

16-bit barrel shifter A Mini Project Report

ECE 3130 Digital Electronics and Design

EECE6017C - Lab 0 Introduction to Altera tools and Basic Digital Logic

Lab 1: Using NIOS II processor for code execution on FPGA

ECE 3130 Digital Electronics and Design

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Figure 1.1 The Altera UP 1 CPLD development board.

COMP211 Computer Logic Design Introduction to the DE2 Board

ECE 4110–5110 Digital System Design

Computers & Programming Languages

Digital Electronics Ms. Deepa Mehta.

Schematics 201 Lecture Topic: Electrical Symbols

Chapter 1 Number System RGGP, Narwana.

Lab 1. Introduction to the DE2 Board

Lecture 4. Introduction to the DE2 Board

Presentation transcript:

Processor implementation on Altera DE2 Development and Education Board V. Mitić, M. Petković, D. Todorović 1, Volker Zerbe 2 1 - University of Nis, Faculty of Electronic Engineering; 2 - University of Applied Sciences, Erfurt

Agenda Introducing to: Hardware Software Altera Developement and Education Boards FPGAs Software Programming tools for FPGAs VHDL

Introduction Technology Altera Quartus II DE2 Development and Education Board

DE2 Development and Education Board

Elements of the board used Role Switches SW10 TO SW18 NUMBER A Switches SW0 TO SW7 NUMBER B Swithes SW8 and SW9 OPERATION SELECTOR Pushbuttons KEY0 TO KEY 3 OPERATION SELECTOR, TRIGGER LEDs LEDR0 TO REDL8 RESULT (in binary numeral system) Displays HEX0 TO HEX2 RESULT (in decimal numeral system)

Design, fabrication and code Processor Block Diagram/Schematic file Operations symbols 8bitadder, 8bitsupstract, 8bitand, 8bitor, 8bitnot, 8bitxor, 8bitnand, 8bitnor Multiplexer symbols Multiplexernot, Multiplexer, Multiplexer2, Multiplexerrez HEXdec symbol Converter symbol

Input selector switches HEXdec Input numbers Operations Multiplexers Output Displays Input pushbuttons Output LEDs Input selector switches Processor Block Diagram/Schematic file

Operations symbols Symbol name Role Number of I/O pins 8bitadder Addition of two numbers 8/9 8bitsupstract Substraction of two numbers 8bitand Logical AND 8/8 8bitor Logical OR 8bitnot Logical NOT 8bitxor Logical XOR 8bitnand Logical NAND 8bitnor Logical NOR

Operations symbols 8bitadder Addition is done with the use of two symbols: halfadder and fullader. Symbol name Input pins Output pins HALFADDER A,B SUM,CARRY FULLADDER A,B,CARRY_IN

HALFADDER FULLADDER

Number of selector pins Multiplexer symbols Symbol name Number of input pins Number of output pins Number of selector pins Multiplexernot 16 8 2 Multiplexer 34 9 4 Multiplexer2 32 Multiplexerrez 17

Multiplexernot There are two 8-bit numbers on the input and two selector pins (SEL0-SEL1) There is one 8-bit number on the output. The output number is eaqual to one of the input numbers depending of the selector pins.

HEXdec symbol This symbol performs conversion of a binary number, which is at the input, into a decimal number which is displayed on the 7- segment displays. There are 9 input and 49 output pins. The conversion from binary to decimal numeral system is implemented using converter symbol. Representation of a number onto 7-segment display is done with symbols HEX0-HEX9.

Converter symbol This symbol is a graphical representation of converter.vhd file that is written in VHDL code. This symbol does not only convert the number, but also it “determines” the distribution of digits in the decimal number. There are 9 input pins and 29 output pins. All commands are executed in a process (named CONVERSION) because they have to be executed sequentially (one by one).

Results in brief Aquired knowlage about: Elements and posibilities of DE2 Development and Education Board Basics of VHDL (via converter.vhd) Altera Quartus tools for synthesis and simulation FPGAs

Conclusion DE2 Developement and Education board advantages FPGA advantages VHDL advantages Implementation: from lab demos to ESA projects

Thank you for your attention! Any questions?