Abstract Previous senior design teams developed an amplifier board for Teradyne Corporation. This board will boost the input signal to a computer-based.

Slides:



Advertisements
Similar presentations
A laser will be controlled using the LabVIEW FPGA (Field Programmable Gate Array) module. The module will precisely control the two-dimensional motion.
Advertisements

Abstract A pacemaker helps to control one of the most critical organs of the human body, the heart. Due to the level of importance of the pacemaker’s correct.
Embedded DSP Spectrum Analyzer May 0104 April 25, 2001 Teradyne Corp Julie Dickerson Bill Black Prihamdhani AmranEE Ryan ButlerCprE Aaron DelaneyEE Nicky.
Multidisciplinary Engineering Senior Design Automated Plasma Generator Test System Preliminary Design Review 11/11/05 Project Sponsor: MKS, ENI Incorporated.
Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.
EE 198 B Senior Design Project. Spectrum Analyzer.
4/28/2004Optical Tape Measure Optical Tape Measure May Team Members: Faculty Advisors: Nick Freese (EE) Dr. Aleksander Dogandzic Bruce Fu (EE) Dr.
PIC Evaluation & Development Board Project Team Chad Berg – CprE Luke Bishop – CprE Tyson Stichka – EE Nick Veys - CprE Financial Budget Abstract/Background.
Team Members: Nahiyan Ali Shrabantee Chatterjee Vaibhav Kumar Alex Weigel Tao Zeng Advisor: Dr. Mani Mina Client: Senior Design Dr. Gregory Smith.
PIC Evaluation/ Development Board Dec02-12 December 10, 2002 Client: ECpE Department Faculty Advisors: Dr. Rover, Dr. Weber Chad Berg, Luke Bishop, Tyson.
Figure 1 Personal Efforts Estimated Resources Financial Budget and Other Resources Table 1 Project Requirements Design Objective Concise, non-intimidating,
Multiple-output, Variable-output DC Power Supply May03-22 Team Members: Erik Johnson Joel Jorgensen Peter Holm Philip Schulz Clients – Prof. Patterson,
Nick Arnal, Jason Entenmann, Chris Thompson Dr. Gokhan Mucmu URL: Test Fixture to Characterize Elastomeric.
Team may00-04 Fazal Baloch, EE Yew-Kwong Soo, EE Wee-Liat Tay, EE Chris Van Oosbree, CprE Walter Wedan, EE Abstract The purpose of this project is to develop.
May Team Information Client Department of Electrical and Computer Engineering, Iowa State University Faculty Advisor Professor Gary Tuttle Team Members.
 Fiber optic network in ring topology  Custom software implementing a Time Division Multiplexing (TDM) scheme  Documentation summarizing conclusions.
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Matthew Dahms – EE Justine.
Abstract Introduction Project Requirements Resources Proposed Approach and Consideration Closing Summary General Information Faculty Advisor Dr. Gerald.
Abstract Other Resources Financial Resources Project Schedule Personnel Efforts Item DescriptionCost STK300 Microcontrollerdonated (Kanda) GM28 Cellular.
Pump Controller Team Number: May06-12 Team Members Dwayne Stammer CprE Francois Munyakazi EE Dan Paulsen CprE/EE Faculity Advisor Nicola Elia Client Viking.
Radio-Controlled Duck Decoy May April 30 th, 2003 Team Members: Faculty Advisors: Jason Freerksen Prof. Robert Weber Kooi-Tjek Lau Prof. Clive Woods.
Alternative Lower Cost Hearing Aid Dec03-10 Client: Herb Harmison Advisor: Edwin Jones Jr. Team Members: Hassan Qureshi Hamdan Al-Mehrezi Trong Do Nathan.
Abstract Evidence can be the key to convicting someone of a crime, or acquitting a person of charges brought against them. To make sure the evidence is.
May05-36: Boone Cemetery Management Software Boone Cemetery Management Software May05-36 Greg Thede, Director, Boone Parks Department Dr. Kothari Joseph.
Educational Laboratory Virtual Instrumentation Suite (ELVIS) May Client: National Instruments Advisors: Dr. Mani Mina, Dr. Diane Rover Group Members:
FPGA Controlled Amplifier Module May Team Members  Jesse Bartley, CprE  Jiwon Lee, EE  Michael Hayen, CprE  Zhi Gao, EE Client: Teradyne Corp.
Senior Design Laboratory Design Dec 05-01
Defining Procedures for Decision Analysis May & Engr A April 30, 2002 Client & Faculty Advisors –Dr. Keith Adams –Dr. John Lamont –Dr. Ralph.
Automated Nightlight May06-19 Project May06-19 Website: seniord.ee.iastate.edu/may0619 Client: ECpE Senior Design Faculty Advisor: Dr. Degang Chen
Introductory Client: Herb Harmison 2692 Meadow Glen Road Ames, IA Faculty Advisor: Edwin Jones Jr. Team Members: Hassan Qureshi CprE Hamdan Al-Mehrezi.
FPGA Controlled Laser Assembly FPGA Controlled Laser Assembly Project Dec03-07October 8, 2003 Client National Instruments Faculty Advisors Professor Mani.
Mixed-Signal Option for the Teradyne Integra J750 Test System May08-12 Emily Evers Vincent Tai.
Lab Group L2Bx EECE 380 – Electrical Engineering Design Studio (Spring 2014) 1 Spectrum Analyzer Michael Halpenny-Mason, Presenter 2, Presenter 3, Presenter.
Problem Statement Expanding the capabilities of an auto repair paint drying system that uses newly developed ultraviolet (UV) light activated paint. This.
Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.
Project Web Site: Client: Jim Walker Advisor: Professor Ajjarapu Abstract.
Testing Considerations Because of potential life threatening consequences resulting from device malfunction, it is critical that the device be fully tested.
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
ABSTRACT The purpose of this project is to develop an amplifier for Teradyne Corporation. The amplifier will take the input signal and amplify it without.
Abstract Evidence can be the key to convicting someone of a crime, or acquitting a person of charges brought against them. To make sure evidence is carefully.
High-Performance FPGA-Controlled Amplifier Phase IV May April 27 th, 2005.
Abstract The goal of our project is the continued restoration of the 8.5 meter dish at the Fick observatory in Boone, IA. Before restoration began, the.
Jin-Ning TiohComputer Engineering Tony RossComputer Engineering Dave ZajicekComputer Engineering Alex BurdsComputer Engineering Abstract In recent years,
Soil Moisture Radar – Ongo-02d ABSTRACT During times of increased flood problems, soil moisture becomes a paramount concern among geologists due to the.
Optical Encoder for a Game Steering Wheel May05-26 Client: Thomas Enterprises Advisors: Dr. James Davis Dr. Douglas Jacobson Team Members: Sam Dahlke,
May08-21 Model-Based Software Development Kevin Korslund Daniel De Graaf Cory Kleinheksel Benjamin Miller Client – Rockwell Collins Faculty Advisor – Dr.
Introduction ProjectRequirements Project Requirements In a previous senior design project, a wireless front-end was added to Iowa State University’s Teradyne.
Device Interface Board for Wireless LAN Testing
May FPGA Controlled Amplifier Module (FCAM) December 8, 2005.
Alternating Current Potential Drop Probe Alternating current potential drop (ACPD) testing is a relative newcomer to the area of nondestructive evaluation.
Client Senior Design Electrical and Computer Engineering Iowa State University Introduction Abstract Architectural plans are currently being developed.
PC Based Spectrum Analyzer April 29, 2003 May03-10 Faculty Advisor: Dr. DJ Chen Michael Cain Paul Heil Eric Rasmussen Aung Thuya Client: Teradyne Inc.
OSCAR Octagonal Speech Controlled Autonomous Robot Team Ongo01 Motion Control & End Effector Frerichs, Matt – EE Moudin, Alex – ME Shedek, Tom – ME Wajid,
Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.
1 Digital processing applications for DE2 card High Speed Digital Systems Lab Winter 2008/09  Instructor: Mony Orbach  Students : Avner Reisz, Natty.
ELVIS Educational Laboratory Virtual Instrumentation Suite: Phase II Abstract Problem Statement The goal of this project is to convert the EE 201 labs.
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Nathan Gibbs – EE Adnan Kapadia.
FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Matthew Dahms – EE Justine.
Fall 2006P7305: Freshman Practicum AM Receiver P7305: Learning Module for EE Freshman Practicum Chris Urban: Lead Engineer Hans-Christian Rotmann: Project.
Microcontroller Enhancement Design Project
Economic Dispatch of Combined-Cycle Units
Software Support Framework
Automated TFT Noise Characterization Platform
Campus Locator – Definition Phase (May04-04)
Automated Printed Circuit Board Development
Design Review Presentation
FPGA Controlled Amplifier Module May 06-14
Octagonal Speech Controlled Autonomous Robot
Ocular Prosthesis Team Members: Adam Lee, EE Faculty Advisors:
Presentation transcript:

Abstract Previous senior design teams developed an amplifier board for Teradyne Corporation. This board will boost the input signal to a computer-based spectrum analyzer also designed by a previous senior design team. The assembly of the amplifier needs to be finished, and the board must be successfully powered up and debugged. Teradyne needs this board to be thoroughly tested to ensure it will meet specifications. Solutions should be proposed for any errors discovered during testing, and as time allows, these solutions should be implemented and the board re-tested. Introduction Design Objectives Tests will verify all specifications Results will be well-documented Tests will be repeatable Functional Requirements Support signals from 0Hz - 100MHz Amplification gain of up to 60dB Under 1mV DC-offset after calibration Low noise and distortion Project Milestones Assembled and functional prototype Completed test plans Completed testing and test reports Documentation of proposed solutions Proposed Approach Debug board design Research technologies used Assemble prototype Develop test plans Simulate circuit for debugging Automate testing Product integration Support Technologies LabVIEW PSpice Altera Quartus II PCB Express Time domain testing Frequency domain testing Financial Requirement Description Cost FPGA$ 60 Components$ 13.2 Poster$ 30 Total Cost$103.2 Team Members Jesse Bartley Zhi Gao Michael Hayen JiWon Lee Client Teradyne Inc. Jacob Mertz Ramon De La Cruz Acknowledgement Jason Boyd Dr. Robert Weber Dr. Randy Geiger Faculty advisor Dr. Chris Chu The FPGA Controlled Amplifier Module will provide a high-quality amplified input signal to the computer-based spectrum analyzer. Rigorous testing and will ensure that the amplifier board can provide this input signal with sufficient gain and bandwidth, and minimal distortion and noise. The tests will result in a list of improvements and corrections that can be made to the board in order to meet or improve the performance specifications. FPGA Controlled Amplifier Module PC-based Spectrum Analyzer May06-14 Personal Effort Design Constraints Tests must use equipment available on campus Solutions must accommodate existing design Project Schedule Because Technology Never Stops Problem Statement Amplifier prototype must be assembled Board must be thoroughly tested Solutions must be proposed to flaws Operating Environment Climate-controlled lab Temperature: 0~50° Low electro static discharge Intended Use and Users Amplifier for spectrum analyzer Engineers at Teradyne Corporation Potential for future commercialization Limitations The design must meet specifications Must use the existing design Equipment must be available on campus End Product and Deliverables Assembled and functional prototype Tested and corrected design Test plans and reports Documentation of recommendations Assumptions This version will not be sold commercially Previous board design is valid Appropriate test equipment is available AvailableTotal InputGainHarmonic FrequencySettingsDistortionNoise Range(dB) (nV/rtHz) DC – 1kHz6, 20, 40, 60< > 1kHz - 20 kHz6, 20, 40, 60< > 20kHz – 100kHz6, 20, 40< > 100kHz - 1MHz6, 20, 40< > 1MHz - 10MHz6, 20, 40< > 10MHz – 20MHz6, 20< > 20MHz – 50MHz6, 20< > 50MHz – 100MHz6, 20< Specification Table Project Requirements Approach and Considerations Estimated Resources General Information Summary Design Technologies Two-stage operational amplifier Offset correction algorithm (VHDL) FPGA digital control Testing Considerations Amplifier Performance Testing FPGA Performance Testing DAC Control Testing Integration Performance Testing Typical Testing Setup LabVIEW GPIB Input Output Power Spectrum Analyzer Amplifier Amplifier Block Diagram