CPLD (Complex Programmable Logic Device)

Slides:

Advertisements

Similar presentations

ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.

Advertisements

FPGA (Field Programmable Gate Array)

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Chapter #10: Finite State Machine Implementation

Lecture 15 Finite State Machine Implementation

Programmable Logic Devices

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Programmable Logic Devices

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Evolution of implementation technologies

Programmable logic and FPGA

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

Adv. Digital Circuit Design

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

General FPGA Architecture Field Programmable Gate Array.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 

Figure to-1 Multiplexer and Switch Analog

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Section I Introduction to Xilinx

Memory and Programmable Logic

EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

PLD (Programmable Logic Device) Wednesday, October 07, ARINDAM CHAKRABORTY LECTURER,DEPT. OF ECE INSTITUTE OF ENGINEERING & MANAGEMENT.

PROGRAMMABLE LOGIC DEVICES (PLD)

J. Christiansen, CERN - EP/MIC

Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.

Programmable Logic Devices

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic

Basic Sequential Components CT101 – Computing Systems Organization.

FPGA Based System Design

Unit VII SEMICONDUCTOR INTEGRATED CIRCUIT DESIGN

Programmable Logic Devices (PLDs)

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

Programmable Logic Device Architectures

ECE 171 Digital Circuits Chapter 10 Programmable Logic Devices (PLD)

CEC 220 Digital Circuit Design Programmable Logic Devices

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

Reconfigurable Architectures Greg Stitt ECE Department University of Florida.

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.

Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.

3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.

Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.

Programmable Logic Devices

Field Programmable Gate Arrays

ETE Digital Electronics

Digital Design Lecture 14

Sequential Programmable Devices

Sequential Logic Design

This chapter in the book includes: Objectives Study Guide

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

ECE 4110– 5110 Digital System Design

FIGURE 7.1 Conventional and array logic diagrams for OR gate

The architecture of PAL16R8

Programmable Logic.

Introduction to Programmable Logic Devices

"Computer Design" by Sunggu Lee

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Programmable logic and FPGA

Presentation transcript:

CPLD (Complex Programmable Logic Device) Need of CPLD : Due to limitations of SPLDs(PLA and PAL). It is Collection of PLDs and interconnection on same die. Logic gates upto 10000 gates. Vendors: Altera, Atmel, Cypress, Philips etc.

Structural Block Diagram of CPLD Programmablen I/O blocks PLD PLD PLD Programmable Interconnect PLD PLD PLD

Detail Architecture of CPLD

Functional Block

Macrocell

Macrocell: Consists: AND-OR configuration(5-20 AND gates, OR gates with 5-20 inputs). Ex-OR gate(provides inverted or noninverted output of ORgate). D-Flip-Flop. Multiplexer. Buffer.

Advantages of CPLD? • Ease of Design: With use of HDL & CPLD development tools • Reduced Board Area: As uses VLSI & available in tiny sizes. • Cost of Ownership: Due to less maintenance. • Lower Development Costs • More product revenue: Development cycles are very short & get into market quicker, generates revenue sooner. • Reliability

Field-Programmable Gate Arrays Introduced in 1985 by XILINX Company. Since then many different companies developed it: Actel, Altera, Algotronix, Quick Logic, AMD, Cross Point Solutions etc. PLAs: 100s of gate equivalents FPGAs: 1000-few hundred 1000s gates Logic blocks(CLB) Implement combinational and sequential logic Interconnect Wires to connect inputs and outputs to logic blocks I/O blocks Special logic blocks at periphery of device for external connections

CLB(Configurable Logic Blocks) Number of ways defining CLB that it varies from simple AND gate to very complex structure consisting MUX or LUT & so many PLA kind structure.

FPGA LOGIC BLOCK 4-input look up table (LUT) Register Implements combinational logic functions Register Optionally stores output of LUT

I/O pads configured as inputs Selectable 2.5 V or 3.3 V threshold levels Optional pull-up resistor I/O pads configured as outputs Ability to drive LVTTL and LVCMOS levels

Xilinx 4000 Interconnect

APPLICATIONS OF FPGA □Prototyping -Ensemble of gate arrays used to emulate a circuit to be manufactured -Get more/better/faster debugging done than with simulation □ Reconfigurable hardware -One hardware block used to implement more than one function □ Special-purpose computation engines -Hardware dedicated to solving one problem (or class of problems) -Accelerators attached to general-purpose computers (e.g., in a cell phone!)

SEQUENTIAL PLD Output Logic Macrocell (OLM) combinational config registered config product term invert output? D F/F

Difference between CPLD & FPGA Sr. No. CPLD FPGA 1. Complex Programmable Logic Device Field Programmable Gate Array 2. It is collection PLDs. It is collection of CLBs. Gate density up to 10000 gates 1000-few hundred 1000s gates 4. Interconnection wise it is complex so called as CPLD. Programmable at field or site so called as FPGA. 5. PAL like blocks used as PLDs. CLBs used as building blocks. 6. AND-OR arrays are there in PAL like blocks. LUTs are there in CLBs. 7. Configuration context is stored in ROM. Configuration context is stored in RAM. 8. Configuration context is Non-volatile. Configuration context is volatile.