MOBY DIC TOOLBOX MOBY DIC TOOLBOX MOBY-DIC WORKSHOP Noordwijkerhout, 23-08-2012 MOBY-DIC WORKSHOP Noordwijkerhout, 23-08-2012.

Slides:



Advertisements
Similar presentations
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Advertisements

Hardware/ Software Partitioning 2011 年 12 月 09 日 Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: © Alexandra Nolte, Gesine Marwedel, 2003 These.
ECE-777 System Level Design and Automation Hardware/Software Co-design

IN2305-II Embedded Programming Lecture 2: Digital Logic.
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.
IEEE Region 6 Student Paper Contest, Anaheim CA, September 17 th 1998 Chen-I Lim Arizona State University
Evolution and History of Programming Languages Software/Hardware/System.
Zonotopes Techniques for Reachability Analysis Antoine Girard Workshop “Topics in Computation and Control” March 27 th 2006, Santa Barbara, CA, USA
Automatic Control Laboratory, ETH Zürich Automatic dualization Johan Löfberg.
1 Steps for Production Code Generation Wind Turbine Pitch Controller 1. Generate test data and extract controller 2. Discretize Change integrator blocks.
EECE579: Digital Design Flows
280 SYSTEM IDENTIFICATION The System Identification Problem is to estimate a model of a system based on input-output data. Basic Configuration continuous.
November 21, 2005 Center for Hybrid and Embedded Software Systems Homepage
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
Content-Based Image Retrieval (CBIR) Student: Mihaela David Professor: Michael Eckmann Most of the database images in this presentation are from the Annotated.
Explicit Non-linear Optimal Control Law for Continuous Time Systems via Parametric Programming Vassilis Sakizlis, Vivek Dua, Stratos Pistikopoulos Centre.
CSCE 491: Capstone Computer System Project Instructor: Jason D. Bakos.
Design Realization lecture 23
EECS 249 Dec 4, 1999 Extending POLIS with User Defined Data Types Arvind Thirunarayanan Extending POLIS with User Defined Data Types Arvind Thirunarayanan.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Delevopment Tools Beyond HDL
Computerized Train Control System by: Shawn Lord Christian Thompson.
1. PROJECT GOAL Our final product will be an interactive public website which will allow the user to view various aspects of our current and future infrastructure.
W.Skulski Phobos Workshop April /2003 Firmware & software development Digital Pulse Processor DDC-8 (Universal Trigger Module) Wojtek Skulski University.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Moby-Dic Workshop, Noordwijkerhout, August 23, 2012 ASIC Implementation of the PWA Generic Canonical Form Dpto. Electrónica y Electromagnetismo, Universidad.
1 WORLD CLASS – through people, technology and dedication High level modem development for Radio Link INF3430/4431 H2013.
MOBY-DIC final workshop --- Noordwijkerhout (NL), August 23, MOBY-DIC Final Workshop Circuit implementations Marco Storace.
Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.
Department of Communication Engineering, NCTU
ECE Advanced Digital Systems Design Lecture 12 – Timing Analysis Capt Michael Tanner Room 2F46A HQ U.S. Air Force Academy I n t e g r i.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.
High Performance Scalable Base-4 Fast Fourier Transform Mapping Greg Nash Centar 2003 High Performance Embedded Computing Workshop
Numerical Solutions of Integral Equations and Associated Control and Estimation Problems Jeffrey Carroll, Sophomore Dr. S. A. Belbas.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
Nick Draper 05/11/2008 Mantid Manipulation and Analysis Toolkit for ISIS data.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Introduction to structured VLSI Projects 4 and 5 Rakesh Gangarajaiah
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
REGISTER MANAGEMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 24/11/2011, winter semester 2011 Duration: One semester.
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
Decentralized MPC applied on BCN Drinking Water Network Trends, Issues and Tools Carlos Ocampo-Martinez Valentina Fambrini WIDE Meeting – Eindhoven (NL)
1 - CPRE 583 (Reconfigurable Computing): VHDL to FPGA: A Tool Flow Overview Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture 5: 9/7/2011.
6. A PPLICATION MAPPING 6.3 HW/SW partitioning 6.4 Mapping to heterogeneous multi-processors 1 6. Application mapping (part 2)
Introduction to FPGA Tools
Workshop - November Toulouse Astrium Use Case.
Audio to MIDI Converter Team Obama Advisor: Dr. William Hunt Adnan Burkic Sean Earley Jon Kump Brian Tyson Georgia Institute of Technology 3/16/2010.
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Computer-Controlled Railroad Simulator Adrian Anderson
Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.
Under supervision of: Dr S.K. Hosseini S.
MEMORY GENERATORS MEMPRO Instructor: Dr. Anthony Johnson Presented by: Rajesh Natarajan Motheeswara Salla.
PTII Model  VHDL Codegen Verification Project Overview 1.Generate VHDL descriptions for Ptolemy models. 2.Maintain bit and cycle accuracy in implementation.
IGEM 2008 Tutorial Modeling. What? Model A model in science is a physical, mathematical, or logical representation of a system of entities, phenomena,
VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Presented by SUNIL A.G..  Introduction to embedded systems.  Design of embedded system in general  Amount of hardware needed.  Optimizing power dissipation.
1 Circuitscape Capstone Presentation Team Circuitscape Katie Rankin Mike Schulte Carl Reniker Sean Collins.
EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.
Chapter 4 – Requirements Engineering
Unified Model Generation for FPGA-based LHCb VeLo Algorithms
Chapter 1 Introduction.
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

MOBY DIC TOOLBOX MOBY DIC TOOLBOX MOBY-DIC WORKSHOP Noordwijkerhout, MOBY-DIC WORKSHOP Noordwijkerhout,

DESCRIPTION C / C++ compiler Object oriented programming HTML Documentation Multi Parametric Toolbox (MPT) MATLAB R2008a or newer Requirements: Hybrid Toolbox Main features: Graphical User Interface MATLAB / SIMULINK GPL v2 license (open source) Yalmip MATLAB R2011a and Xilinx System Generator (only for HDL simulation)

CONTROL/CIRCUIT CO-DESIGN PLANT EMBEDDED CONTROLLER EMBEDDED CONTROLLER Fast Small Low-power Low-cost Fast Small Low-power Low-cost

GOAL OF THE TOOLBOX (1) Control/circuit co-design CONTROL SPECS. CIRCUIT SPECS. LINEAR SYSTEM CONSTRAINTS DIGITAL CIRCUIT FPGA/ASIC IMPLEMENTATION CLOSED-LOOP SIMULATION

CONTROL object LINEAR SYSTEM object CONTROL SPECS. GENERATE MPC PWAG generateMPC function Calls Hybrid Toolbox or Multi Parametric Toolbox to compute explicit MPC control law generateMPC function Calls Hybrid Toolbox or Multi Parametric Toolbox to compute explicit MPC control object Piecewise Affine function defined over generic polytopic object Piecewise Affine function defined over generic polytopic partition

CIRCUIT DESIGN synthesize method Generates VHDL files for the circuit implementation of exact MPC controller. More solutions are available, the choice is performed based on circuit specifications synthesize method Generates VHDL files for the circuit implementation of exact MPC controller. More solutions are available, the choice is performed based on circuit specifications CIRCUIT SPECS. synthesize VHDL files getCircuitPerformances PWAG Latency, multipliers, memory occup. getCircuitPerformances Gets information about circuit performances in advance. getCircuitPerformances Gets information about circuit performances in advance.

CONTROL APPROXIMATION pwasApproximation Approximates the PWAG controller with a Piece-Wise Affine function defined over a simplicial partition, by imposing constraints. pwasApproximation Approximates the PWAG controller with a Piece-Wise Affine function defined over a simplicial partition, by imposing constraints. LINEAR SYSTEM CONSTRAINTS APPROXIMATE PWAS / PWAR PWAG pwarApproximation Approximates the PWAG controller with a Piece-Wise Affine function defined over a rectangular partition, by imposing constraints. pwarApproximation Approximates the PWAG controller with a Piece-Wise Affine function defined over a rectangular partition, by imposing constraints.

APPROXIMATION BENEFITS Regularity of the partition Fast circuit computation Stability can be proven (a posteriori) PWAG/PWAS/ PWAR PWAG/PWAS/ PWAR STABILITY TEST

CIRCUIT DESIGN synthesize method Generates VHDL files for the circuit implementation of approximate MPC controller. synthesize method Generates VHDL files for the circuit implementation of approximate MPC controller. CIRCUIT SPECS. synthesize VHDL files getCircuitPerformances PWAS/PWAR Latency, multipliers, memory occup. getCircuitPerformances Gets information about circuit performances in advance, also before generating the approximate control function itself. getCircuitPerformances Gets information about circuit performances in advance, also before generating the approximate control function itself.

CLOSED-LOOP SIMULATION generateSimulinkModel Generates a Simulink model of the closed-loop system, in which the control is computed by simulating the VHDL files (delays and fixed point representation effects are taken into account) Requires Xilinx System Generator generateSimulinkModel Generates a Simulink model of the closed-loop system, in which the control is computed by simulating the VHDL files (delays and fixed point representation effects are taken into account) Requires Xilinx System Generator VHDL files PLANT PWAG / PWAS / PWAR GENERATE SIMULINK MODEL

VIRTUAL SENSOR DESIGN PLANT Inputs u Unmeasurable output z Measurable outputs y VIRTUAL SENSOR Estimated unmeasurable output z Estimated unmeasurable output z Fast Small Low-power Low-cost Fast Small Low-power Low-cost

VIRTUAL SENSOR THEORY

GOAL OF THE TOOLBOX (2) Virtual sensors design SENSOR SPECS. CIRCUIT SPECS. DATASET DIGITAL CIRCUIT FPGA/ASIC IMPLEMENTATION VALIDATION

VIRTUAL SENSOR DESIGN identify Identify a PWAS virtual sensor starting from measures of u, y and z identify Identify a PWAS virtual sensor starting from measures of u, y and z TRAINING DATASET SENSOR SPECS. IDENTIFY VIRTUAL SENSOR The estimation of z is performed by computing the value of a PWAS function of u, y and the estimated z at previous time instants

VIRTUAL SENSOR VALIDATION validate Validates the virtual sensor on a test set to see if the estimation is accurate validate Validates the virtual sensor on a test set to see if the estimation is accurate TEST DATASET VALIDATE VIRTUAL SENSOR

VIRTUAL SENSOR CIRCUIT VIRTUAL SENSOR CIRCUIT SPECS. VHDL files synthesize synthesize method Generates VHDL files for the circuit implementation of PWAS virtual sensor. More solutions are available, the choice is performed based on circuit specifications synthesize method Generates VHDL files for the circuit implementation of PWAS virtual sensor. More solutions are available, the choice is performed based on circuit specifications