Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009 AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE.

Slides:



Advertisements
Similar presentations
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Advertisements

KX-NS1000 Initial Set Up For step by step : 16 May,
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Part A Presentation Network Sniffer.
Target Controller Electronics Upgrade Status P. Smith J. Leaver.
CCNA 2 v3.1 Module 2.
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
RCU Status 1.RCU hardware 2.Firmware/Software 3.Test setups HiB, UiB, UiO.
1 Semester 2 Module 2 Introduction to Routers Yuda college of business James Chen
1 Chapter 2 ROUTER FUNDAMENTALS By: Tassos Tassou.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
1 A web enabled compact flash card reader eeble. 2 Weeble Team Chris Foster Nicole DiGrazia Mike Kacirek Website
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Chap 5 Startup and Setup Andres, Wen-Yuan Liao Department of Computer Science and Engineering De Lin Institute of Technology
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
AGATA Pre-processing team report AGATA Week, July 2008.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Linux development on embedded PowerPC 405 Jarosław Szewiński.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
G. Maron, Agata Week, Orsay, January Agata DAQ Layout Gaetano Maron INFN – Laboratori Nazionali di Legnaro.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
André Augustinus 10 September 2001 DCS Architecture Issues Food for thoughts and discussion.
Ch.2 – Introduction to Routers
Release 16/07/2009Jetking Infotrain Ltd. Basic Router Configuration Chapter 5.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
NTOF DAQ status D. Macina (EN-STI-EET) Acknowledgements: EN-STI-ECE section: A. Masi, A. Almeida Paiva, M. Donze, M. Fantuzzi, A. Giraud, F. Marazita,
CCNA2 Chapter 2 Cisco IOS Software. Cisco’s operating system is called Cisco Internetwork Operating System (IOS) IOS provides the following network services:
Source Controller software Ianos Schmidt The University of Iowa.
Muon Tracking Meeting SOR issue First priority Diagnostic: MCH DetectorScriptError Arriving at the initialization stage: the whole or part.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 Router Initialization steps.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
Sem 2v2 Chapter 5 Router Startup and Setup. A router initializes by loading the bootstrap, the operating system, and a configuration file. If the router.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Work almost finished in Orsay Small crisis 20 days ago due to late delivery of.
Router Startup and Setup Honolulu Community College Cisco Academy Training Center Semester 2 Version 2.1.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
1 Pertemuan 3 Operating Cisco IOS Software. Discussion Topics The purpose of Cisco IOS software Router user interface Router user interface modes Cisco.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Cisco 2 - Routers Perrine. J Page 16/26/2016 Chapter 2 Cisco IOS Software Cisco’s operating system is called Cisco Internetwork Operating System (IOS)
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 2 Introduction to Routers.
CCNA 2 v3.1 Module 2 Introduction to Routers
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Status of the ECL DAQ subsystems
Pre-Processing electronics Maintenance Hardware - Firmware
Calicoes Calice OnlinE System Frédéric Magniette
Implementing VHDL Modules onto Atlys Demo Board
Router Startup and Setup
CHAPTER 7.
New Crate Controller Development
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Router Startup and Setup
Control requirements from sub-detectors Results of the ECS to front-end interface questionnaire André Augustinus 18 May 2000.
Presentation transcript:

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE CARD By : N. Karkour and S. Perrier

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev PC Keyboard User’s PC GUI Server ENX Driver Linux Driver B_RAM FPGA Mezzanine VHDL CODE SOAP

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev Add a register Erase a register Change a connection parameter Home page and card selection Core CardSegment Card EPROM Data read for the Data base. All the registersEnergyTraceCommon registermanual Mode login Page Card selection and connection configuration Parameters

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev. 2009

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev Why this slow control is not implemented The cards prototype and preseries validation was delayed (due to several reasons that is known by the whole community). The lack of manpower to define and design the slow control specification (lower priority) The PPC interface for the Virtex4 VHDL developpement started in September Status is pb. With the ethernet interface with the carrier card switch. Xilinx opb ethernet driver is not supported for Linux 2.6. Must used ethernet lite or LLTMAC The PPC interface for the Virtex 2 pro developpement could not be used for the new rework due to the difficulties encountered due to the Xilinx Development tools version upgrades from 8.2 to Mezzanine Flash memory uses a Nand technology. Advantage: small SMD with few I/O control lines (20 I/O for 256 Mbytes).

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev Why this slow control is not implemented This flash is used to house the Linux Operating system. The Inconvenience : No Xilinx Driver to integrate under EDK tool like the Strata flash. Strata flash cannot fit on the mezzanine pcb. New flash driver interface is needed to simulate Strata flash simulation Driver to be designed completely from scratch (started in mid January 2009).. Hope that VHDL code implementation only is sufficient. Worst case is to re-develop all the Programming steps that Xilinx EDK tool to load the Linux operating system. Status: single read/write and erase operation is under test. Futur work is to insert a strata flash into the EDK project and verify that Linux boot loader is OK. Hope to be ready for Agata week in April

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev What slow control is actually implemented I2C basic slow control for the Triple cluster tests is developped by Padoue. Contains only necessary parameters for the Data transmision and collection. Can be used to check Hardware, validate prototypes and preseries. Write only registers. No read back values Must exist to qualify TC tests. Can be used for the Demonstrator to validate data transmission ONLY. MUST NOT be used for the demonstrator because it is not for physicists. No diagnostics, No spy on data stream. No test mode. Setup is done automatically by script. Difficult to change parameter values by hand. Must use keyboard commands through telnet interface. (not suitable for user defined). Thanks for Padoue’s engineers for this good job.

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev Replace the I2C interface to reduce the actual EDK projects (5 in parallel). Implement the PPC interface to start using the actual GUI. Add temperature measurements to send to crate controller (crucial for full crates). Components temperature can reach 60° in < 1 min if fans are off. ALL mezzanines MUST send temperature readout through PPC and to the crate manager to decide if the crate power supply must turn off. Increase parameters setup ( self test, R I/O transceiver tests etc.) Enhance GUI and slow control for the physicist user to be able to run, modify and monitor experiments and analyse data quality online. MUST exist for the demonstrator and NOT wait for the Next phase. MUST exist in 2009 Short term work to be implemented

Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev More parameter setup( test mode, RG transceiver tests) Diagnostic parameters during experiments run Maybe merge diagnostics with DAQ data to trace defected channels. Replace scope monitoring for experiment calibration and continuous statistics Integrate act on all channels segments and detectors buttons (not yet designed and thought of) Integrate local statistics with global statistics. Integrate individual data to identify each detectors specific aspects (homogeneity, symmetry or special coefficients specific for each detector. Integrate spy data with experiment data. Compare PPC processing with DAQ processing. Future characteristics to be implemented (need discussion urgently)