4 November 2008NGS Innovation Forum '08 11 NGS Clearspeed Resources Clearspeed and other accelerator hardware on the NGS Steven Young Oxford NGS Manager.

Slides:



Advertisements
Similar presentations
© 2009 Fakultas Teknologi Informasi Universitas Budi Luhur Jl. Ciledug Raya Petukangan Utara Jakarta Selatan Website:
Advertisements

Slides Prepared from the CI-Tutor Courses at NCSA By S. Masoud Sadjadi School of Computing and Information Sciences Florida.
PAPI for Blue Gene/Q: The 5 BGPM Components Heike Jagode and Shirley Moore Innovative Computing Laboratory University of Tennessee-Knoxville
Kellan Hilscher. Definition Different perspectives on the components, behavioral specifications, and interactions that make up a software system Importance.
HPCC Mid-Morning Break High Performance Computing on a GPU cluster Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery.
Taxanomy of parallel machines. Taxonomy of parallel machines Memory – Shared mem. – Distributed mem. Control – SIMD – MIMD.
Types of Parallel Computers
Java.  Java is an object-oriented programming language.  Java is important to us because Android programming uses Java.  However, Java is much more.
AASPI Software Computational Environment Tim Kwiatkowski Welcome Consortium Members November 18, 2008.
6/2/2015Enterprise e-Support Inc.1 SoA (Service Oriented Architecture) Overview.
IBM RS6000/SP Overview Advanced IBM Unix computers series Multiple different configurations Available from entry level to high-end machines. POWER (1,2,3,4)
ClearSpeed CSX620 Overview. References ClearSpeed Technical Training Slides for ClearSpeed Accelerator 620, software version 3.0, Slide Sets 1-6, Presentor:
W6D2. Software Computer (hardware) Add 20,22,34.
High Performance Computing (HPC) at Center for Information Communication and Technology in UTM.
NetSolve / GridSolve By Milan Novakovic, Steven Morgan.
Copyright Arshi Khan1 System Programming Instructor Arshi Khan.
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
HPCC Mid-Morning Break Interactive High Performance Computing Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery.
HPCC Mid-Morning Break Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery Introduction to the new GPU (GFX) cluster.
LPO Library Partition Option Rod Rockoff. Library Partition Cards NEO 2000 and 4000 Part Numbers OV-LXN ( includes 8 port router ) –
Research Computing with Newton Gerald Ragghianti Newton HPC workshop Sept. 3, 2010.
September 6, 2015 Connecting Client Applications to Informix Databases using IBM Informix Connect and ODBC James Edmiston Database Consultant Quest Information.
OpenTS for Windows Compute Cluster Server. Overview  Introduction  OpenTS (academic) for Windows CCS  T-converter  T-microkernel  OpenTS installer.
ICER User Meeting 3/26/10. Agenda What’s new in iCER (Wolfgang) Whats new in HPCC (Bill) Results of the recent cluster bid Discussion of buy-in (costs,
UK National Grid Service Andrew Richards NGS Executive Director NGS IF08 – Manchester 4-5 th November
1 COMP201 Computer Systems Dr Richard Nelson Room G.1.29.
ICOM 5995: Performance Instrumentation and Visualization for High Performance Computer Systems Lecture 7 October 16, 2002 Nayda G. Santiago.
So, Jung-ki Distributed Computing System LAB School of Computer Science and Engineering Seoul National University Implementation of Package Management.
Computing Labs CL5 / CL6 Multi-/Many-Core Programming with Intel Xeon Phi Coprocessors Rogério Iope São Paulo State University (UNESP)
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Compiler BE Panel IDC HPC User Forum April 2009 Don Kretsch Director, Sun Developer Tools Sun Microsystems.
Chapter 1 Introduction to Computers and C++ Programming Goals: To introduce the fundamental hardware and software components of a computer system To introduce.
Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every years. – Has been valid for over 40 years – Can’t.
VTU – IISc Workshop Compiler, Architecture and HPC Research in Heterogeneous Multi-Core Era R. Govindarajan CSA & SERC, IISc
Accelerating the Singular Value Decomposition of Rectangular Matrices with the CSX600 and the Integrable SVD September 7, 2007 PaCT-2007, Pereslavl-Zalessky.
Software Overview Environment, libraries, debuggers, programming tools and applications Jonathan Carter NUG Training 3 Oct 2005.
Creating and running an application.
Programming Fundamentals Lecture No. 2. Course Objectives Objectives of this course are three fold 1. To appreciate the need for a programming language.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA
ARCHER Advanced Research Computing High End Resource
Chapter 3 Midterm Review Your Help For the Mid-Term.
Programming on IBM Cell Triblade Jagan Jayaraj,Pei-Hung Lin, Mike Knox and Paul Woodward University of Minnesota April 1, 2009.
Lecture 3: Computer Architectures
AUTO-GC: Automatic Translation of Data Mining Applications to GPU Clusters Wenjing Ma Gagan Agrawal The Ohio State University.
ANR Meeting / PetaQCD LAL / Paris-Sud University, May 10-11, 2010.
Generations of Computing. The Computer Era Begins: The First Generation  1950s: First Generation for hardware and software Vacuum tubes worked as memory.
CEG 2400 FALL 2012 Linux/UNIX Network Operating Systems.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA Shirley Moore CPS5401 Fall 2013 svmoore.pbworks.com November 12, 2012.
Next Generation of Apache Hadoop MapReduce Owen
Scaling up R computation with high performance computing resources.
Constructing a system with multiple computers or processors 1 ITCS 4/5145 Parallel Programming, UNC-Charlotte, B. Wilkinson. Jan 13, 2016.
CIT 140: Introduction to ITSlide #1 CSC 140: Introduction to IT Operating Systems.
CFI 2004 UW A quick overview with lots of time for Q&A and exploration.
A next-generation many-core processor with reliability, fault tolerance and adaptive power management features optimized for embedded.
1 Policy Based Systems Management with Puppet Sean Dague
Advanced Computing Facility Introduction
High Performance Computing (HPC)
Topic 2: Hardware and Software
HPC usage and software packages
Introduction Super-computing Tuesday
Creating and running applications on the NGS
MatLab Programming By Kishan Kathiriya.
Constructing a system with multiple computers or processors
NGS computation services: APIs and Parallel Jobs
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
ClearSpeed CSX620 Overview
Types of Parallel Computers
Multicore and GPU Programming
Presentation transcript:

4 November 2008NGS Innovation Forum '08 11 NGS Clearspeed Resources Clearspeed and other accelerator hardware on the NGS Steven Young Oxford NGS Manager

NGS Innovation Forum '08 4 November Overview Info and recipes for using the NGS Clearspeed Resources Pointers to other accelerator resources that are going to be available to NGS users

NGS Innovation Forum '084 November NGS Clearspeed Resources Hardware –4 x Clearspeed X620 cards The cards were purchased as part of the NGS2 core site hardware procurement. One card at each core site (STFC, Manchester, Leeds, Oxford) The cards are now all situated at Oxford and are housed in the Oxford NGS2 cluster Software –Clearspeed Software Development Kit 4-seat license

NGS Innovation Forum '084 November NGS Clearspeed Resources (2) What does a Clearspeed card do? –Clearspeed multicore floating point accelerators –96 processing elements –64bit floating point –Low power (FLOPS per watt)

NGS Innovation Forum '084 November How to connect… Connect to ngs.oerc.ox.ac.uk (by gsissh) To get an interactive session on one of the clearspeed nodes: qsub -q clearspeed -I

NGS Innovation Forum '084 November How to run code… Use the ClearSpeed math library, CSXL, to use accelerated versions of some BLAS and LAPACK routines –No user code changes required. –Code needs to be linked to appropriate CSXL library –Code needs to be run with correct LD_LIBRARY_PATH variable –The ClearSpeed variable CS_HOST_BLAS needs to be set pointing to the underlying BLAS libraries for functions that aren’t implemented in CSXL

NGS Innovation Forum '084 November How to compile code… Clearspeed processors are SIMD (Single Instruction Multiple Data) Clearspeed card programming is via the language C n which introduces two new keywords: mono and poly The Clearspeed SDK includes a compiler (cscn), a debugger (csgdb)

NGS Innovation Forum '084 November How to submit jobs… MODULE set up qsub –q clearspeed script.sh globus-job-run –q clearspeed...

NGS Innovation Forum '084 November What else can I do? Lots of things are possible… –Accelerating other standard applications which use BLAS, LAPACK: Matlab, Mathematica Subject to licensing restrictions –Installation of applications for which ClearSpeed customisation has been done: Amber, Molpro Subject to licensing restrictions –Write code to use the Clearspeed Discrete Fourier Transform accelerator library

NGS Innovation Forum '084 November Further information Clearspeed website: support.clearspeed.com/documentation/overview Manuals are also available on ngs.oerc.ox.ac.uk:/usr/local/Cluster-Docs/clearspeed/ CSXL User Guide Clearspeed SDK Introductory Programming Manual Documentation pages will be available at:

NGS Innovation Forum '084 November Other resources Many-core and Reconfigurable Supercomputing Network – and-reconfigurable-supercomputinghttp:// and-reconfigurable-supercomputing HPC-SIG Novel Architecture Focus Group

NGS Innovation Forum '084 November Other resources (2) Distributed Computing Group at Daresbury –Clearspeed CATS system –IBM Cell System 24 QS22 (double precision latest generation) Cell blades coupled to 4 JS22 POWER6 blades with Infiniband –GPU-accelerated cluster to be procured The NGS will be working with Daresbury to provide grid interfaces to these systems.

4 November 2008NGS Innovation Forum '08 13 Discussion Any questions or comments?