1 A 3Gbps/30K-Rule Virus-Detection Processor Embedded with Adaptively Dividable Dual-Port BiTCAM for Mobile Devices  People can easily get information.

Slides:



Advertisements
Similar presentations
CCNA3: Switching Basics and Intermediate Routing v3.0 CISCO NETWORKING ACADEMY PROGRAM Switching Concepts Introduction to Ethernet/802.3 LANs Introduction.
Advertisements

Fast and Scalable Pattern Matching for Content Filtering Sarang Dharmapurikar John Lockwood.
A Search Memory Substrate for High Throughput and Low Power Packet Processing Sangyeun Cho, Michel Hanna and Rami Melhem Dept. of Computer Science University.
 Implementation of physical and data link layer in software  Real-time access to network stack  Real-time traffic monitoring  Fine-grained control.
Nios II Processor-Based Self- Adaptive QRS Detection System Institution: Indian Institute of Technology, Kharagpur Participants: Sai Prashanth, Prashant.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
Digital Systems Emphasis for Electrical Engineering Students Digital Systems skills are very valuable for electrical engineers Digital systems are the.
Prepared By: Kopila Sharma  Enables communication between two or more system.  Uses standard network protocols for communication.  Do.
1 Distributed Computing Algorithms CSCI Distributed Computing: everything not centralized many processors.
CSIE NCKU High-performance router architecture 高效能路由器的架構與設計.
LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.
1 A Virus Scanning Engine Using a Parallel Finite-Input Memory Machine and MPUs Author: Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura, and Yoshifumi.
LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.
The Grid and Pervasive Computing Research Cluster at CSE-UNL (aka, the Systems Group) Spanning Research Areas of : Collaborative Technologies, Physical.
Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.
SHOCK: A Worst-Case Ensured Sub-linear Time Pattern Matching Algorithm for Inline Anti-Virus Scanning Author: Nen-Fu Huang, Wen-Yen Tsai Publisher: IEEE.
Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.
© Paradigm Publishing Inc. 4-1 Chapter 4 System Software.
EMBEDDED SYSTEMS G.V.P.COLLEGE OF ENGINEERING Affiliated to J.N.T.U. By By D.Ramya Deepthi D.Ramya Deepthi & V.Soujanya V.Soujanya.
Sarang Dharmapurikar With contributions from : Praveen Krishnamurthy,
2006 Chapter-1 L2: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Introduction to Embedded Systems –
Chapter 4 System Software.
Graphics on Key by Eyal Sarfati and Eran Gilat Supervised by Prof. Shmuel Wimer, Amnon Stanislavsky and Mike Sumszyk 1.
part I, , Part I Introduction to Operating Systems First Semester, Year 2000 Wannarat Suntiamorntut Department of Computer Engineering,
BY ANDREA ALMEIDA T.E COMP DON BOSCO COLLEGE OF ENGINEERING.
May 2011 doc.: IEEE wng0 SubmissionSamsung Electronics, SNU Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
“Low-Power, Real-Time Object- Recognition Processors for Mobile Vision Systems”, IEEE Micro Jinwook Oh ; Gyeonghoon Kim ; Injoon Hong ; Junyoung.
Utilizing Science & Technology and Innovation for Development Alzheimer’s Nutrition Assistant and Alert System Marriott Hotel- Amman, August 12th, 2015.
Architectures for mobile and wireless systems Ese 566 Report 1 Hui Zhang Preethi Karthik.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Fall 2000M.B. Ibáñez Lecture 01 Introduction What is an Operating System? The Evolution of Operating Systems Course Outline.
Author : Ozgun Erdogan and Pei Cao Publisher : IEEE Globecom 2005 (IJSN 2007) Presenter : Zong-Lin Sie Date : 2010/12/08 1.
(TPDS) A Scalable and Modular Architecture for High-Performance Packet Classification Authors: Thilan Ganegedara, Weirong Jiang, and Viktor K. Prasanna.
LayeredTrees: Most Specific Prefix based Pipelined Design for On-Chip IP Address Lookups Author: Yeim-Kuau Chang, Fang-Chen Kuo, Han-Jhen Guo and Cheng-Chien.
My major mantra: We Must Break the Layers. Algorithm Program ISA (Instruction Set Arch)‏ Microarchitecture Circuits Problem Electrons.
IV. Implementation system by Hardware Fig.3 Experimental system.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Connecting, Monitoring and Securing Manufacturing Assets 1 Yan Chen Professor, EECS Department Director, Lab for Internet & Security Technology (LIST)
Chapter 7 Mobile Commerce— The Business of Time
R2D2 team R2D2 team Reconfigurable and Retargetable Digital Devices  Application domains Mobile telecommunications  WCDMA/UMTS (Wideband Code Division.
GPEP : Graphics Processing Enhanced Pattern- Matching for High-Performance Deep Packet Inspection Author: Lucas John Vespa, Ning Weng Publisher: 2011 IEEE.
By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
1 Memory-Efficient and Scalable Virtual Routers Using FPGA Author: Hoang Le, Thilan Ganegedara and Viktor K. Prasanna Publisher: ACM/SIGDA FPGA '11 Presenter:
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
Microprocessors For a microprocessor to give a working microcomputer system, which can be used for control tasks, additional chips are necessary, e.g.
Ian Gover Education Technology Adviser Somerset County Council Hardware.
IP Routing Processing with Graphic Processors Author: Shuai Mu, Xinya Zhang, Nairen Zhang, Jiaxin Lu, Yangdong Steve Deng, Shu Zhang Publisher: IEEE Conference.
StrideBV: Single chip 400G+ packet classification Author: Thilan Ganegedara, Viktor K. Prasanna Publisher: HPSR 2012 Presenter: Chun-Sheng Hsueh Date:
Algorithms to Accelerate Multiple Regular Expressions Matching for Deep Packet Inspection Sailesh Kumar Sarang Dharmapurikar Fang Yu Patrick Crowley Jonathan.
DBS A Bit-level Heuristic Packet Classification Algorithm for High Speed Network Author : Baohua Yang, Xiang Wang, Yibo Xue, Jun Li Publisher : th.
STRING SEARCHING ENGINE FOR VIRUS SCANNING Author : Derek Pao, Xing Wang, Xiaoran Wang, Cong Cao, Yuesheng Zhu Publisher : TRANSACTIONS ON COMPUTERS, 2012.
© Paradigm Publishing, Inc. 4-1 Chapter 4 System Software Chapter 4 System Software.
Introduction to Network Processors Readout Unit Review 24 July 2001 Beat Jost Cern / EP.
May 2011 doc.: IEEE wng0 SubmissionSamsung Electronics, SNU Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
The Internet Book. Chapter 16 3 A Packet Switching System Can Be Overrun Packet switching allows multiple computers to communicate without delay. –Requires.
EVOLUTION OF EMBEDDED SYSTEMS SRI SUNFLOWER COLLEGE OF ENGINEERING AND TECHNOLOGY PESENTED BY: A.Abhaya Dhathri J.Gayathri 3 rd ECE 3 rd ECE.
Background 2 Outline 3 Scopus publications 4 Goal and a signal model 5Harmonic signal parameters estimation.
A Fast Regular Expression Matching Engine for NIDS Applying Prediction Scheme Author: Lei Jiang, Qiong Dai, Qiu Tang, Jianlong Tan and Binxing Fang Publisher:
Wireless Sensor Networks
Optimizing Packet Lookup in Time and Space on FPGA Author: Thilan Ganegedara, Viktor Prasanna Publisher: FPL 2012 Presenter: Chun-Sheng Hsueh Date: 2012/11/28.
Jia Uddin Embedded System Lab.  MPLS  IMANET  IMANET network model  Proposed model of IMANET with MPLS  Conclusion.
Calliope-Louisa Sotiropoulou C OGNITIVE I MAGING U SING FTK H ARDWARE M EETING ON M EDICAL I MAGING.
ABSTRACT   Recent work has shown that sink mobility along a constrained path can improve the energy efficiency in wireless sensor networks. Due to the.
EMBEDDED SYSTEMS
Performance Optimization for Embedded Software
مفاهیم بهره وري.
Final Project presentation
Hardware Ian Gover Education Technology Adviser
Presentation transcript:

1 A 3Gbps/30K-Rule Virus-Detection Processor Embedded with Adaptively Dividable Dual-Port BiTCAM for Mobile Devices  People can easily get information from internet through the mobile devices Through high-speed wireless transmission protocols  Growth of virus on mobile devices will be same as PCs Detecting viruses is a power-consumption task  A hardware for virus detection is required High throughput Low power Low cost & high flexibility

2 The Proposed Virus-Detection Processor  Virus detection is split into two phases and support new modified algorithms by hardware Filtering Engine: handle >80% input data By Fast shit table By Signature filtering Exact-Matching Engine: <20% data need to be precisely checked By efficient Trie Tree  On-chip memory dominates the power and area Proposed BiTCAM reduces them by merging two algorithm ’ s data

3 Chip Micrograph and Features  Contribute a high-performance, low-power and low-cost virus-detection processor Support 3Gbps real-time virus detection for mobile devices. Handle 30,000 ClamAV viruses