PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios.

Slides:

Advertisements

Similar presentations

RAMP Gold : An FPGA-based Architecture Simulator for Multiprocessors Zhangxi Tan, Andrew Waterman, David Patterson, Krste Asanovic Parallel Computing Lab,

Advertisements

Automated Gateware Discovery Using Open Firmware

Progress With iBOBs at Jodrell Bits & Bytes Meeting, JBO, th Dec 2007 Jonathan Hargreaves Electronic Engineer, Jodrell Bank Observatory.

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.

1 In this lecture, you will learn the following. 1. Basics of real-time control engineering 2. Effects of fixed and unfixed (also probably unknown) sampling.

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Embedded Solutions for EPICS Based Control Systems Miroslaw Dach Goran Marinkovic Paul Scherrer Institut Switzerland.

ESODAC Study for a new ESO Detector Array Controller.

June 2007 RAMP Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 10 June, 2007.

Performed by: Volokitin Vladimir Tsesis Felix Instructor: Mony Orbah המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

Middle presentation Dynamic System on Programmable Chip By: Nir Shahar and Amir Kleinhendler Supervisor: Ina Rivkin Spring/Winter 2006.

29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.

The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Part A Presentation Network Sniffer.

1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.

הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

v8.2 System Generator Audio Quick Start

Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.

Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.

General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation

Dr. Sanatan Chattopadhyay Dr. Sudipta Bandopahyaya

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

Emulation as Test Infrastructure Dan Voss, Varolii Corp. SASQAG May 15, 2008.

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.

® ChipScope ILA TM Xilinx and Agilent Technologies.

Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.

© 2005 Mercury Computer Systems, Inc. Yael Steinsaltz, Scott Geaghan, Myra Jean Prelle, Brian Bouzas,

SLAAC Hardware Status Brian Schott Provo, UT September 1999.

Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.

By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)

Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.

GBT Interface Card for a Linux Computer Carson Teale 1.

SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,

Embedding deserialisation of LHC experimental data inside Field Programmable Gate Array Speaker: T. Romanteau (projet engineering manager) Laboratoire.

Linux development on embedded PowerPC 405 Jarosław Szewiński.

Understanding Data Acquisition System for N- XYTER.

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

StreamBlade TM StreamBlade TM Applications Rev 1.2.

© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU DSP Design Flow System Generator for DSP.

1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.

Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.

This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.

OCS Remote Viewer Release 0.12 March 21, 2007 Confidential.

Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.

UClinux console (HyperTerminal) Memec V2MB1000 prototyping board running uClinux on embedded Xilinx® MicroBlaze™ processor Development system with Xilinx.

Performed By: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin Bi-Semesterial. Winter 2012/2013 3/12/2012.

Content Project Goals. Workflow Background. System configuration. Working environment. System simulation. System synthesis. Benchmark. Multicore.

1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products

Students: Avi Urman Kobi Maltinsky Supervisor: Rivkin Ina Semester: Spring 2012.

Software Systems Division (TEC-SW) ASSERT process & toolchain Maxime Perrotin, ESA.

Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.

Asymmetric FPGA-loaded hardware accelerators for FPGA- enhanced CPU systems with Linux Performed by:Avi Werner William Backshi Instructor:Evgeny Fiksman.

ADVANCED DIGITAL DESIGN DESIGN EXERCISE I Metastability Measurement and Analysis.

Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

Performed by: Igor Brevdo Euegeney Ryzik Instructor: Mony Orbach Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.

The Whole Sort of General Mish Mash Frequently Asked Questions and Trip-ups About the CASPER Libraries and Toolflow Henry Chen, CASPER Workshop, August.

Intro to USB-6009 DAQ.

Introduction to Telecommunications

Course Agenda DSP Design Flow.

ADC32RF45 Testing.

Presentation transcript:

PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios

Goal of the project To implement a revolutionary new mixed-signal baseband processor targeting the task of spectrum sensing in cognitive radios. Will use both energy detection and pilot detection

Berkeley Emulation Engine 2(BEE 2) The platform:  5 high-performance Xilinx FPGAs (Virtex II Pro 70) each containing a power PC Core  Support for up to 20GB of high speed DDR2 DRAM  FPGAs laid out in a star topology with four user FPGAs in a ring and one control FPGA connected to each user.  User FPGAs each have four independent high speed serial channels which are capable of transferring data at 10Gbps (XAUI interface)  1 Ethernet port.

BEE 2 (Topology)

BORPH Operating System BORPH:Berkeley Os for ReProgrammable Hardware  Extended Linux kernel that treats FPGA resources as native computational resources.  Provides integral operating system supports for FPGA designs, such as the ability for an FPGA design to read/write to the standard Linux file system. A user process in BORPH, can therefore either be a software program running on a processor, or a hardware design running on a FPGA.

BORPH Operating System (cont.)

Cognitive radio test bed Front end board contains:  FPGA board  XAUI connection  Baseband processor  Front-end radio

Development environment MSSGE tool flow:  Matlab v7.0.4 (R14) SP2  Simulink v6.2 (R14) SP2  Xilinx System Generator v7.1  Xilinx EDK v7.1.02i  Xilinx ISE v7.1.04i  MSSGE libraries (Simulink models etc..)

Bee2 setup SSH connection to Bee2 enabled. IP: Can use a modified RS-232 cable to connect to Bee2 as a root. Hardware process example:

Counter:

Hardware process (cont.)

matlab >> bee_xps

Hardware process (cont.)

In BEE 2: & ps PID TTY TIME CMD pts/6 00:00:00 bash pts/6 00:00:00 testborph_oussama_floating_2009_Mar_12_1523.bof pts/6 00:00:00 ps cd /proc/26488/hw ls ioreg ioreg_mode region cd ioreg ls cnt_en cnt_val cat cnt_val echo 1 >> cnt_en cat cnt_val 000AC015 cat cnt_val 000ACFF9 echo 0 >> cnt_en cat cnt_val 000ADEF3 cat cnt_val 000ADEF3

Data acquisition example Start the user FPGA process: &

Data acquisition example Start the control FPGA process: &

Data acquisition example

Initialize front end 0// Status for front end 0 --RF-- FE 0: frequency 2445 FE 0: ant_select 0 FE 0: tx_on 1 FE 0: tx_power 7 FE 0: rx_lna_gain 0 FE 0: refadj 0 FE 0: rx_agc MxFE-- FE 0: clkout1_div 0 FE 0: clkout2_div 0 FE 0: tx_dac_gain 128 FE 0: tx_pga_gain 100 FE 0: tx_two_edges 0 FE 0: tx_inv_sample 0 FE 0: tx_twos_complement 0 FE 0: tx_inv_sync 0 FE 0: tx_q_i_order 0 FE 0: tx_retime 0 FE 0: tx_interpolate 0 FE 0: tx_hilbert 0 FE 0: tx_keep_ve 0 FE 0: rx_pga_a 15 FE 0: rx_pga_b 15 FE 0: rx_dcs_ena 0 FE 0: rx_hs_duty_cycle 0 FE 0: rx_decimate 0 FE 0: rx_hilbert 0 FE 0: rx_keep_ve 0 FE 0: rx_inv_sync 0 FE 0: rx_twos_complement 0 FE 0: rx_retime 0 FE 0: mxfe_spi_raw 0x FE 0: rssi_config 0x TxDatapath-- FE 0: tx_sync_ena 1 FE 0: tx_data_sel 1 FE 0: tx_offset_i 120 FE 0: tx_offset_q 120 FE 0: tx_rate_i 3 FE 0: tx_rate_q 3 FE 0: tx_amplitude_i 0 FE 0: tx_amplitude_q 0 FE 0: tx_stepsize 1000 FE 0: tx_signal_mem_1 0x FE 0: tx_signal_mem_2 0x000100ff terminal count 255 step size 1 FE 0: tx_signal_mem_3 0x enable mask 0x1 FE 0: tx_ext_up_dn_ena 0 FE 0: tx_ext_up_dn 0 FE 0: tx_ext_data_i 0 FE 0: tx_ext_data_q 0 --RxDatapath-- FE 0: rx_test_sel 0 FE 0: rx_fft_sel 0 FE 0: rx_set_bias 0 FE 0: rx_resolution 0 --ChipScope-- local: scope 0 --HopControl-- local: hop_config_1 0x local: hop_config_2 0x

Data acquisition example spectra/14bit/256_10.txt // load signal from given file tx_on 1 // set parameter tx_on of front end 0 to 1

Bee2 and CR test bed demo DEMO

Next steps Use the./acquire utility to capture received signal and transfer it to BEE2 file system Use the extract_raw script to convert the binary dump file created by the “acquire” utility into a format readable my Matlab Run fft_rx matlab script on the resulting file.