D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.

Slides:



Advertisements
Similar presentations
Digital Logic Design Gate-Level Minimization
Advertisements

ECE 238L Computer Logic Design Spring 2010
Gate-Level Minimization
Gate-level Minimization
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CSE-221 Digital Logic Design (DLD)
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
Chapter Two Boolean Algebra and Logic Gate
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
ECE 331 – Digital System Design
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
EE345 – Micro-Controllers Gate-Level Minimization Prof. Ahmad Abu-El-Haija.
Gate-Level Minimization
Gate-level Minimization
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Chap 2. Combinational Logic Circuits. Chap Binary Logic and Gates l 디지털 회로 (Digital circuits) o hardware components that manipulate binary information.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 Gate-Level Minimization
ENG241 Digital Design Week #2 Combinational Logic Circuits.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
1 논리공학 고려대학교 전기전자전파공학부 김종국. 2  1 or 0, yes or no, true or false …  디지털 시스템을 위한 기초  거의 모든 전기전자제품은 디지털 시스템 e.g., 핸드폰, 전자시계, 컴퓨터 …  이진수  필요성  십진수에서.
CSE 260 BRAC University.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
FIGURE 3.1 Two-variable K-map
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CSCE 211: Digital Logic Design
Karnaugh Maps (K-Maps)
Boolean Algebra.
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Digital Logic Design I Gate-Level Minimization
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
CSCE 211: Digital Logic Design
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
CSCE 211: Digital Logic Design
Computer Architecture
Presentation transcript:

D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION

O UTLINE OF C HAPTER 3 2 The map method Four variable map Product of sum simplifications Don’t care conditions NAND and NOR implementation Exclusive-OR Function

3 I NTRODUCTION Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital circuit. The simplified algebraic expression produces a circuit diagram with a minimum number of gates and the minimum number of inputs to each gate (Minimum number of terms and literals)

4 T HE M AP M ETHOD Logic minimization Algebraic approaches: lack specific rules The Karnaugh map A simple straight forward procedure A pictorial ( تصويرى )form of a truth table Applicable if the # of variables < 7 A diagram made up of squares Each square represents one minterm

5 R EVIEW OF B OOLEAN F UNCTION Boolean function Sum of products (sum of minterms) or product of sum (product of maxterms) in the simplest form A minimum number of terms A minimum number of literals The simplified expression may not be unique

6 T WO -V ARIABLE M AP A two-variable map Four minterms x' = row 0; x = row 1 y' = column 0; y = column 1 A truth table in square diagram Fig. 3.2(a): xy = m 3 Fig. 3.2(b): x+y = x'y+ xy' +xy = m 1 +m 2 +m 3 Figure 3.2 Representation of functions in the map Figure 3.1 Two-variable Map

7 A T HREE - VARIABLE M AP A three-variable map Eight minterms The Gray code sequence Any two adjacent squares in the map differ by only on variable Primed in one square and unprimed in the other e.g., m 5 and m 7 can be simplified m 5 + m 7 = xy'z + xyz = xz ( y'+y ) = xz Figure 3.3 Three-variable Map

8 A T HREE - VARIABLE M AP m 0 and m 2 ( m 4 and m 6 ) are adjacent m 0 + m 2 = x'y'z' + x'yz' = x'z' ( y'+y ) = x'z' m 4 + m 6 = xy'z' + xyz' = xz' ( y'+y ) = xz' y

9 E XAMPLE 3.1 Example 3.1: simplify the Boolean function F( x, y, z ) =  (2, 3, 4, 5) F ( x, y, z ) =  (2, 3, 4, 5) = x'y + xy' Figure 3.4 Map for Example 3.1, F(x, y, z) = Σ(2, 3, 4, 5) = x'y + xy'

10 E XAMPLE 3.2 Example 3.2: simplify F ( x, y, z ) =  (3, 4, 6, 7) F ( x, y, z ) =  (3, 4, 6, 7) = yz + xz ' Figure 3.5 Map for Example 3-2; F(x, y, z) = Σ(3, 4, 6, 7) = yz + xz'

11 F OUR ADJACENT S QUARES Consider four adjacent squares 2, 4, and 8 squares m 0 +m 2 +m 4 +m 6 = x'y'z'+x'yz'+xy'z'+xyz' = x'z'(y'+y) +xz'(y'+y) = x'z' + xz' = z' m 1 +m 3 +m 5 +m 7 = x'y'z+x'yz+xy'z+xyz = x'z(y'+y) + xz(y'+y) = x'z + xz = z Three-variable Map

12 One square represents one minterm with three literals. Two adjacent squares represent a term with two literals. Four adjacent squares represent a term with one literal. Eight adjacent squares produce a function that is always equal to 1.

13 E XAMPLE 3.3 Example 3.3: simplify F(x, y, z) =  (0, 2, 4, 5, 6) F ( x, y, z ) =  (0, 2, 4, 5, 6) = z'+ xy' Figure 3.6 Map for Example 3-3, F(x, y, z) = Σ(0, 2, 4, 5, 6) = z' +xy'

14 E XAMPLE 3.4 Example 3.4: let F = A'C + A'B + AB'C + BC a)Express it in sum of minterms. b)Find the minimal sum of products expression. Ans: F ( A, B, C )  (1, 2, 3, 5, 7) = C + A'B Figure 3.7 Map for Example 3.4, A'C + A'B + AB'C + BC = C + A'B

15 F OUR -V ARIABLE M AP The map 16 minterms Combinations of 2, 4, 8, and 16 adjacent squares Figure 3.8 Four-variable Map

16 One square represents one minterm with four literals. Two adjacent squares represent a term with three literals. Four adjacent squares represent a term with two literals. Eight adjacent squares represent a term with one literal. Sixteen adjacent squares produce a function that is always equal to 1.

17 E XAMPLE 3.5 Example 3.5: simplify F ( w, x, y, z ) =  (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) F = y'+w'z'+xz' Figure 3.9 Map for Example 3-5; F(w, x, y, z) = Σ(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) = y' + w' z' +xz'

18 E XAMPLE 3.6 Example 3-6: Simplify F = ABC + BCD + ABCD + ABC Figure 3.10 Map for Example 3-6; ABC + BCD + ABCD + ABC = BD + BC +ACD

19 In choosing adjacent squares in a map, we must ensure that: All the minterms are covered. Minimize the number of terms. There is no redundant terms. (i.e. minterm, already covered by other terms)

20 Table 3.1 shows the relationship between the number of adjacent squares and the number of literals in the term.

21 P RODUCT OF S UMS S IMPLIFICATION Simplified F' in the form of sum of products using the minterms marked with 0’s. Apply DeMorgan's theorem F = ( F' ) ' F' : sum of products → F : product of sums

22 Consider the function defined in Table 3.2. In sum-of-minterm: In product-of-maxterm:

23 Consider the function defined in Table 3.2. Combine the 1’s: F ( x, y, z ) = x  y Combine the 0’s : Taking the complement of F Map for the function of Table 3.2 ' 0

24 E XAMPLE Simplify F =  (0, 1, 2, 5, 8, 9, 10) into (a) sum-of- products form, and (b) product-of-sums form: F(A, B, C, D)=  (0, 1, 2, 5, 8, 9, 10) = B'D'+B'C'+A'C'D a)F(A, B, C, D)=  (0, 1, 2, 5, 8, 9, 10) = B'D'+B'C'+A'C'D b)F' = AB+CD+BD' » Apply DeMorgan's theorem; F=(A'+B')(C'+D')(B'+D)

25 E XAMPLE ( CONT.) Gate implementation of the function of the previous example Gate Implementation of the Function F Product-of sums form Sum-of products form