TURBO: VFAT CTRL/READOUT BOARD INVOLVED PEOPLE TOTEM(Pisa/Siena group and students), GDD-RD51(Matteo, Gabriele), CMS GEM upgrade group (Andrey, Stefano,

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

ZEBRA Tom Cobb presented by Nick Rees. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
New Features of APV-SRS-LabVIEW Data Acquisition Program Eraldo Oliveri on behalf of Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer] NYC,
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.
Clock Board Test and Preliminary Acceptance Criteria Ciemat (Madrid), April 2009 Juan de Vicente, Javier Castilla, Gustavo Martínez.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
Understanding Data Acquisition System for N- XYTER.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Irradiation Test of the Omegapix2 Digital Tier May 18-22, 2015, CERN Olivier Le Dortz, LPNHE Paris Juin 2015.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
We really need to check all the results showed. We change the GEM from the fully-well-shielded to the less shielded one (top- bottom-fan out with aluminum)
ASIC Activities for the PANDA GSI Peter Wieczorek.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
TELL1 readout in RICH test: status report Gianluca Lamanna on behalf of TDAQ Pisa Group (B.Angelucci, C.Avanzini, G.Collazuol, S.Galeotti, G.L., G.Magazzu’,
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Update on works with SiPMs at Pisa Matteo Morrocchi.
On Chamber Front End electronics Test Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
Trigger & Tracking detector for CMS
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
THE USER “POINT OF VIEW” ABOUT THE VFAT2 The first day.... The first week.... The first month.... The first year... But at the end you will be a friend.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Slow Control and Run Initialization Byte-wise Environment
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Slow Control and Run Initialization Byte-wise Environment
The Totem trigger architecture The LONEG firmware archtecture
Baby-Mind SiPM Front End Electronics
JEDI polarimetry – Developments at SMART|EDM_Lab
AHCAL Beam Interface (BIF)
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
APV Readout Controllers DAQ
Front-end electronic system for large area photomultipliers readout
BESIII EMC electronics
Tests Front-end card Status
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
RPC Front End Electronics
Presentation transcript:

TURBO: VFAT CTRL/READOUT BOARD INVOLVED PEOPLE TOTEM(Pisa/Siena group and students), GDD-RD51(Matteo, Gabriele), CMS GEM upgrade group (Andrey, Stefano, Michal, Nicholas, Tommy, students…), TERA(Sarolta, Nail) and all the people that I’ve forgotten…. Starting Point: TOTEM TTP (Paschalis, Walter, Paul) Main Idea: - Portable. - User friendly (?). - With a “real time” response for the understanding on what is going on. - With the capability of DAQ for small/medium size system. - Fast (ref. VFAT 100kHz, not yet optimized to the maximum achievable). 1

TURBO Input/Output LVDS/NIM/CMOS (clk, trigger,…..) QuickUSB DAC Out Turbo Power VFAT2 Digital PowerVFAT2 Analog PowerDCU 8 x VFAT2 TURBOs Chain Control/Data BUS 2

TURBO Fpga: Altera Stratix II (EP2S60F672) Fpga Programming: Active Serial and JTAG. On Board Crystal Oscillator: 80MHz (XO IQD LFSPXO ) Power Input (x3): 3 way horizontal PCB header,5.08mm pitch - Phoenix Contact MSTBA 2.5/ 3-G-5.08 Signal Input: 4LVDS (size 00 lemo B), 2NIM (size 00 lemo), 2LVTTL (size 00 lemo) Signal Output: 4LVDS (size 00 lemo B), 2NIM (size 00 lemo), 10BIT DAC 3.3V,15mA (size 00 lemo) Spare Input/Output: 66 true holes for std pin. Inegrated Detector Control Unit: DCU2 (G.Magazzu’ et al., CERN EP/MIC, INFN Pisa) VFAT Interface and Daisy Chain Connectivity: ERNI TYPE SMC 50 Male Connectors, spacing 1,27 mm USB interface: Bitwise Systems Quick-USB Ref. Dr. Cecchi Roberto, Dr. Bagliesi Maria Grazia. Siena University, Dept of Physics TURBO is a stand alone portable Control and Data Acquisition platform for the VFAT front end ASIC. It has been developed on the basis of the Totem Test Platform (TTP) used for testing the TOTEM hybrids equipped with VFAT chips. Each TURBO board can be interfaced with 8 VFATs. “In Parallel” (available) and “In daisy chain” (under development) set up configurations allow to work with more than 8 chips. TURBO is controlled by a PC running LabView via USB interface (Quick-USB). The number of USB ports needed is equal to the number of TURBO boards used in the “In Parallel” set up configuration. In the Daisy Chain operation instead, a single USB port is needed for each group of 8 TURBOs. LabView softwares have been developed for VFATs control, standard calibration scans (threshold, calibration pulse, latency ), Data Acquisition and Quality Monitoring. 3

PC PS TURBO VFAT2s Typical Setup TURBO, PC, Power Supply, VFAT2 4

RD51 TB Set Up USB Trigger/VETO/CLK… 8 VFAT2 Control and Data Acquisition from 24 VFAT2s USB 8 VFAT2 One of the board is defined as a master and it will take care about clock, veto, Trigger/VETO/CLK… Master 5

Input Output RD51 TB Input / Output Configuration LVSD Clock IN NIM LV1 Trigger NIM VETO IN LVTTL counter Reset LVTTL Timestamps Reset LVDS Clock OUT1 LVDS Clock OUT2 LVDS Clock OUT3 NIM Sbit OUT NIM VETO OUT 6

RD51 TB Set Up 7

TURBO Chain (64 VFAT2) USB TURBO s CHAIN 8 VFAT2 MASTER 64 VFAT2 Not Ready …. 8

Software (developed by physicist(???)) obviously not optimized, but working…. CONTROL & TESTING: TURBO-CTRL-Something.vi Data Acquisition and Quality Monitoring: TURBO-DAQ-Something.vi TURBO-DQM-Something.vi 9

TURBO-CTRL-Something.vi 10

TURBO/VFAT CONTROLS TURBO registers/initialization VFAT register Any operation can be performed for all of part of the chip used 11

XML VFAT Interface (a useful upgrade) All the VFAT registers can be Loaded from or Saved to XML files… …that can be opened/written with std editor or excel Easy config/check 12

TURBO-CTRL-Something.vi : what is available… 13

Real Time  Particles/Noise Correlation SIMPLE ACQUISITION: “Real Time” graph 14

Cumulative  Dead Channels Cumulative  Beam Profile Cumulative  Damaged Channels with Micromegas. Beam Profile SIMPLE ACQUISITION: Cumulative Plot 15

Histogram  Cross Talk (~all channels on) SIMPLE ACQUISITION: “Channels on per trigger” Histo. Histogram  Anomalous Noise Structure Histogram  Beam and Noise (Cluster Size) 16

THRESHOLD SCAN Performed for all the channels You can view all of them using the “vfat channel” control. You can save (*) the scan channel by channel in ASCII format and analyze/compare with other scans easily with any software. (*) with the CTRL labview software we never save the VFAT Raw Data, but the scan output directly. For Raw Data you have to use the DAQ labview software. 17

CALIBRATION PULSE (and Internal Latency Scan) After having found the internal right latency,,,, … a calibration scan can be performed You can save the scan channel by channel as for the threshold scan in ASCII format and analyze/compare with other scans easily with any software. S-Curve 18

CALIBRATION PULSE: something that we have to do From single channel measurement… … to multi-channels analysis S-Curve S-Curve Mean S-Curve Sigma At the moment you have to do the scan and save the data channel by channel (not totally true: it depends on the number of channels that we can pulse at the same time). We have to implement an automatic procedure to scan all the channels that we have. 19

Beam Latency Scan Counts per trigger vs latency Needed to take data properly, but… … it could provide also some timing information … it could provide also some timing information A fastest (signal that starts at higher latency) with MicroMegas Information about the signal time structure can be collected playing with the VFAT monostable polarity … 20

S-Bit Settings (which vfats, which sector..) Trigger Counter and Timestamps Timing: Sbit provided to the Andrey’s TDC LV 1 Induced Noise seen with the SBit LV 1 SBit Timestamps (reset every SPS spill). Nice: Different rate between the beginning and the end of the spill has been observed and also some beam adjusting, optimization,… They can be used as a synchronizatio n check with other DAQs (saved in the raw data) 21

TURBO-DAQ-Something.vi & TURBO-DQM-Something.vi Something that we have to do: Integrate the Two into One (automatic DQM after DAQ) 22

List of XML files for the VFAT settings Multiple XML configuration files can be loaded and the DAQ will do them serially… amazing (you can go to sleep or smoke or for a coffee…) DAQ: Data Acquisition. Acquisition settings: number of events, file size,.. 23

CRC, IDs, EC,… checks Trigger Counter, Timestamps DQM: Data Quality Monitoring Check Config: # of VFATs,… 24

RAW Data Analysis (RAW= VFAT Frame + added Turbo header(timestamps,…)) Software for the ROOT framework developed by: Matteo, Gabriele + Stefano, Elena,… + … 25

26 Efficiency Scans… Detector “Radiography”… Beam profile… Just few examples….

27 the end, thanks