Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Slides:



Advertisements
Similar presentations
Requested Faculty Input 4 Packages 1.Course catalog description, List of CLO (Achieved) 2.List of assessments, List of activities- Today 3.Course topics.
Advertisements

Intro to CIT 594
CSCE 611: Conceptual Modeling Tools for CAD Course goals: –Design and verification methodologies for large-scale digital systems using industrial tools.
General information CSE 230 : Introduction to Software Engineering
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
ENEE 408C Lab Capstone Project: Digital System Design Spring 2006 Class Web Site:
CSE 322: Software Reliability Engineering Topics covered: Course outline and schedule Introduction, Motivation and Basic Concepts.
ECE 171 first class in logic and computers Dr Marek Perkowski Introduction Grading What is this class.
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)
EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
Guest Lecture by Ben Magstadt CprE 281: Digital Logic.
ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.
Guest Lecture by Ben Magstadt CprE 281: Digital Logic.
DOP - A CPU CORE FOR TEACHING BASICS OF COMPUTER ARCHITECTURE Miloš Bečvář, Alois Pluháček and Jiří Daněček Department of Computer Science and Engineering.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Digital System Design Course Introduction Lecturer : 吳安宇 Date : 2004/02/20.
David O’Hallaron Carnegie Mellon University Processor Architecture Overview Overview Based on original lecture notes by Randy.
Course Introduction Software Engineering
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Copyright © 2002 Qualis Design Corporation Industry and Textbook Overview Qualis Design Corporation PO Box 4444 Beaverton, Oregon USA Phone:
Early Introduction to Programmable Devices and tools in Digital Laboratory Course Parimal Patel Wei-Ming Lin Presented by Dr. Mehdi Shadaram Chirag Parikh.
EL 3101 EL310 Hardware Description Languages Spring 2015 Instructor: Ilker Hamzaoglu Teaching Assistant: Ercan Kalalı Web Site:
TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION.
Teaching Functional Verification Design Automation Conference Sunday, June 9, 2002.
Computer Network Management Course
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
WELCOME TO EE457 COMPUTER SYSTEMS ORGANIZATION. THREE MAIN TOPICS 1.CPU DESIGN 2.MEMORY SYSTEM 3.COMPUTER ARITHMETIC THREE MAIN TOPICS 1.CPU DESIGN 2.MEMORY.
Computer Architecture Course Plan Spring 2010 Learn how a computer actually works Computer Engineering Faculty of Engineering University of Kurdistan (
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
EL 402Spring Ilker Hamzaoglu1 EL402 VLSI System Design II Spring 2009 Instructor: Ilker Hamzaoglu MDBF 1037 Teaching Assistant:
ICS 216 Embedded Systems Validation and Test Instructor: Professor Ian G. Harris Department of Computer Science University of California Irvine.
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
An Overview of Hardware Design Methodology Ian Mitchelle De Vera.
Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).
A brief introduction to EDA systems Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
Lab Exercise Management Steven P. Levitan, University of Pittsburgh Design Automation Conference Sunday, June 9, 2002.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.
VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Introduction Charles R. Kime.
1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.
CS161 – Design and Architecture of Computer Systems Introduction Daniel Wong, Assistant Professor Department of Electrical and Computer Engineering Cooperating.
CS140 – Computer Programming 1 Course Overview First Semester – Fall /1438 – 2016/2017 CS140 - Computer Programming 11.
Introduction to the FPGA and Labs
Computer Network Fundamentals CNT4007C
Advanced Software Engineering
Systems integration and Testing INSE 6421
ENCM 369 Computer Organization
Advanced Software Engineering
Topics Modeling with hardware description languages (HDLs).
Topics Modeling with hardware description languages (HDLs).
Teaching Functional Verification
Intro. to Computer Science
Course Outline – Pittsburgh
Teaching Functional Verification – Course Organization
THE ECE 554 XILINX DESIGN PROCESS
WELCOME TO EE457 COMPUTER SYSTEMS ORGANIZATION
CAD Computer Aided Design
THE ECE 554 XILINX DESIGN PROCESS
WELCOME TO EE457 COMPUTER SYSTEMS ORGANIZATION
Presentation transcript:

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002

Course Goals Learn to use verification tools and experiment on actual designs used in industry Verisity Specman, IBM Rulebase Cadence NC-Sim VHDL simulation framework Learn to plan and carry out effective functional verification of a design Learn to work in teams to debug designs

Desired Outcome By the end of the course the student will Have verified three example designs provided by IBM Have an understanding of why verification is important Have an understanding of the complexity of verifying modern computer systems

Grading Grade breakdown (Used at Penn State) Midterm Exam: 20% Final Exam: 20% Verification Projects (~4): 45% (3 Calc Labs + 1 ruleBase) Homework (~3): 15% (VHDL Background Check; e coding; rulebase) Exams replaced with lab-oriented grading at UPitt Final Exam was lab-based at Penn State

Prerequisites Hardware description language VHDL or Verilog (MANDATORY) Use of modern EDA tools simulation, synthesis, validation (Synopsys) schematic capture tools (LogicWorks) Logic design/Computer architecture logical minimization, FSMs, component design, pipelining, ISA design

Prerequisites - Instructors Find a good T.A. Familiar with HDL;willing to explore tools Tools: Licensing Information Interfaced Specman with Mentor Graphics (Pitt, NC State) and Cadence tools (Penn State) Quick Start Specman - CPU tutorial; ebasics slides Rulebase – Buffer tutorial

Course Textbook/Notes Janick ’ s textbook was used Pitt and Penn State – “ e based ” Covered first 3 chapters Relied on Specman/Verification Advisor IBM slides for rulebase NCState – “ VHDL based ” Supplemented with VHDL reference books

Course Outline – Penn State Week 1: What is verification? (Chapt 1 of Janick's book; industry perspective) Week 2: Behavioral VHDL - refresher and writing testbenches – HW1 (VHDL) Week 3: Verification tools; Coverage metrics (Chap 2 of Janick’s book) Week 4: Behind the simulation engine – event and cycle simulation Week 5: Introduction to Specman and e language basics – (ebasics slides) – HW2 (e basics) Week 6: Lab 1 introduction/Specman – CPU tutorial Week 7: Verification plan – strategies/testcases/testbenches (Chap 3; VA) Week 8: Lab 1 solution discussion + Lab 2 introduction + Exam 1 Week 9: More e language constructs Week 10: Modeling structs;I/O blocks; data items– (VA) Week 11: Lab 2 Solutions and Lab 3 discussion Week 12: Modeling input relations/intervals/events – (VA) Week 13: Lab 3 solutions + Introduction to Formal Verification + Lab 4 Week 14: Introduction to Rulebase/ Rulebase lab Week 15: Exam review

Course Outline – Pittsburgh Week 1: What is verification? (Chapt 1 of Janick's book; industry perspective) Week 2: Hardware Functional Verification; review of Modelsim Week 3: Verification tools; Coverage metrics (Chap 2 of Janick’s book) Week 4: Behind the simulation engine – event and cycle simulation Week 5: Introduction to Specman and e language basics – Verisity Tutorial Week 6: Calc 1 Lab Week 7: Verification plan – strategies/testcases/testbenches (Chap 3; VA) Week 8: Calc 1 solution discussion + Calc 2 introduction Week 9: More e language constructs Week 10: Modeling structs;I/O blocks; data items– (VA) Week 11: Calc 2 Solutions and Calc 3 discussion Week 12: Modeling input relations/intervals/events – (VA) Week 13: Calc 3 solutions + Introduction to Formal Verification + Lab 4 Week 14: Introduction to Rulebase/ Rulebase lab Week 15: Rulebase lab

Course Outline – NC State Lectures 1-2 What is Verification? Chapter 1 Lecture 3Verification Tools Chapter 2 Lectures 4-6 Verification Plan – Strategies/Testcases/Testbenches Chapter 3 Lectures 7-11 Architecting Testbenches Chapter 6 Lecture 12 Lab 1 Solution Discussion / Architecting Testbenches Chapter 6 Lecture 13 EXAM #1 – Chapters 1,2,3,6 Lecture 14 Lab 2 Overview / Stimulus and Response Chapter 5 Lecture 15 Review EXAM #1 Lectures Stimulus and ResponseChapter 5 Lectures 20,26 Special Topic Day - Online NetSeminar on new verification technologies Lecture 21 Lab 2 Solution Discussion Lectures Behavioral HDL Chapter 4 Lecture 24 Lab 3 Overview / Behavioral HDL Chapter 4 Lecture 25 Simulation ManagementChapter 7 Lecture 27EXAM #2 – Chapters 5,4,7 Chapter 6 Lecture 28 Lab Day

Student Feedback More quizzes/homework on “ e ” language More time with labs especially “ lab 3 ” Work in groups on labs Start earlier with Specman/e Access to VA Appreciate change from VHDL testbench to Specman environment (when doing lab 1 in dual form) Appreciate change to Rulebase from Specman Labs were most interesting part More time with Rulebase