SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)

Slides:

Advertisements

Similar presentations

SRS Readout electronics

Advertisements

FC7 AMC FMC carrier for CMS

Miniweek WG5 June 2015 Hans Muller CERN/RD51

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.

Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.

Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.

1 20/02/12 SRS News SRU Revision, New Hybrids, DTC, Firmware, … Sorin Martoiu, CERN PH/DT SRS News, Sorin Martoiu, CERN 2012, 9th RD51 Collaboratin Meeting.

SRS electronics 2012 overview

Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014

Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.

SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.

STGC Trigger Demonstrator sTGC Trigger Demonstrator ATLAS Israel Annual Meeting 30 December 2012 Lorne Levinson, Julia Narevicius, Alex Roich, Meir Shoa,

Agata Week – LNL 14 November 2007 Global Readout System for the AGATA experiment M. Bellato a a INFN Sez. di Padova, Padova, Italy.

SRS Readout architectures Hans Muller, CERN PH

Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.

Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:

XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

Latest ideas in DAQ development for LHC B. Gorini - CERN 1.

Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

APV25 Electronics for GEMs at UVa and for the 12 GeV Upgrade Program in HallA at JLab RD51 Electronic School, February 3-5, 2014 Kondo Gnanvo University.

+ Running Micromegas in ATLAS: status update of DAQ integration and plans Marcin Byszewski On behalf of the MAMMA collaboration. 9/10/2012 MM weekly M.

+ Micromegas in ATLAS: status update of DAQ integration and plans Marcin Byszewski On behalf of the MAMMA collaboration. 25/09/2012 MAMMA extended M. Byszewski(CERN)

+ Running Micromegas in ATLAS: status update of DAQ integration and plans Marcin Byszewski On behalf of the MAMMA collaboration. 2/10/2012 RD51 Stony Brook.

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.

CMX Collection file for current diagrams 30-Apr-2014.

SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.

FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.

Integration with ATLAS DAQ Marcin Byszewski 23/11/2011 RD51 Mini week Marcin Byszewski, CERN1.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.

Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.

OTC/Carrier Firmware and Integration Kenneth Johns, Bill Hart, Andy Dowd, Charlie Armijo, Kalya Niu University of Arizona John Hobbs, Dan Boline, Chuck.

ATCA LLP CARRIER BLOCK DIAGRAMS LAST UPDATE 20/12/2006 ISOCRATE R.

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- ACES ACES 2011 MicroTCA in CMS E. Hazen, Boston University for the CMS collaboration.

10/28/09E. Hazen FNAL Workshop1 HCAL DAQ / Timing / Controls Module Eric Hazen, Shouxiang Wu Boston University.

E. Hazen -- Upgrade Meetings1 AMC13 Project DAQ and TTC Integration For MicroTCA in CMS Status Report E. Hazen - Boston University for the CMS.

E. Hazen1 AMC13 Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- Upgrade Week1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.

E. Hazen - CMS Electronics Week

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

AMC13 Project Status E. Hazen - Boston University

DAQ and TTC Integration For MicroTCA in CMS

TWEPP 2010 – Aachen Development of a MicroTCA Carrier Hub

Kenneth Johns University of Arizona

PRAD DAQ System Overview

Future Hardware Development for discussion with JLU Giessen

The Train Builder Data Acquisition System for the European-XFEL

MicroTCA Common Platform For CMS Working Group

Development of new CN for PXD DAQ

Front-end electronic system for large area photomultipliers readout

8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board

FED Design and EMU-to-DAQ Test

Presentation transcript:

SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)

05/11/ (Classical) SRS in MM R&D 1 SRU for up to 40 FEC cards

05/11/ SRS_ATCA* RTM: Ethernet SFP DTC (RJ45) (for stand-alone applications) SRS-ATCA Mezzanines: 12 x HDMI ADC (exists) 12 x HDMI Digital (under design) 8 x SFP Optical( in prep.) ATCA-FEC blade: dual FEC blade (exists) 1.) higher channel integration => reduce cost/channel for large systems 2.) certified crate standard 3.) replace DTCC cables by ATCA backplane 4.) start with 2-slot ATCA crate that can be read out via DTCC cables to SRU Commercial production for NEXT, EMCaL, ATLAS NSW, IFIN-HH by EicSys GmbH

05/11/ SRS ATCA card overview RTM I/O card: 2 x 8 SFP+ ports 2 x Rj45 (DTCC) 2 x NIM (SMA) Blade main board: 2 x Virtex 6 FPGA 2 x DDR3 2 x mezzanine ports 2 x Mezzanines (ADC): ATCA Zone 2 backplane connectors ATCA zone 1 power connector ATCA Zone 3 RTM comemctor 2 mezzanines: max 6144 channels APV/Beetle/VFAT RTM I/O card v2: (under design) 2 x 10GbE (SFP+) 2 x 4 SFP+ ports 2 x Rj45 (DTCC) 2 x NIM (SMA)

05/11/ SRS_ADC_ATAC mezzanine 12 x HDMI ports 24 ADC channels 12 bit Cable length selection functionally equivalent to Classic ADC card

05/11/ Digital Mezzanine card Design started at UPV Valencia based on database of digital classic card 12 x HDMI ports 48 x LVDS (RX + TX) Up to 57,6 Gbps Cable length selection (pre-emph + eq)

05/11/ Optical ATCA Mezzanine card advanced design at IFIN-HH 8 x SFP+ Up to 25 Gbps (RX/TX) 8 x SFP+ Digital, ADC or optical card can be mixed

05/11/ DIGITAL- HDMI MEZZANINE ADC HDMI MEZZANINE Integration of VMM into SRS (ATCA) 8 VMM 2 FPGA HDMI VMM 2 MMFE-8 TTC SLink Eth VMM2 FPGA HDMI VMM2 FPGA HDMI up to 96 VMMs/ATCA-SRS blade up to 192 VMMs/ATCA-SRS blade

05/11/ Integration of VMM into SRS (ATCA) OPTICAL (SFP+) MEZZANINE 9 VMM 2 FPGA HDMI VMM 2 MMFE-8 TTC SLink Eth Concentrator (optical I/F) VMM2 FPGA HDMI VMM2 FPGA HDMI POWER Ex. 512* VMM/ATCA SRS blade Ex. 256* VMM/ATCA SRS blade

05/11/ NSW || RD51 ATCA-SRS system is now available new components already under design FW / SW reusable Back-compatibility with classic-SRS

05/11/ Thank you

05/11/ VMM2HDMI configuration

05/11/ VMM2HDMI FPGA Companion emulator SRS Readout (e-link)